Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

R5F56519FDFP Datasheet(PDF) 103 Page - Renesas Technology Corp

Part # R5F56519FDFP
Description  120-MHz, 32-bit RX MCU, on-chip FPU, 240 DMIPS, up to 1-MB flash memory,
PDF  190 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R5F56519FDFP Datasheet(HTML) 103 Page - Renesas Technology Corp

Back Button R5F56519FDFP Datasheet HTML 99Page - Renesas Technology Corp R5F56519FDFP Datasheet HTML 100Page - Renesas Technology Corp R5F56519FDFP Datasheet HTML 101Page - Renesas Technology Corp R5F56519FDFP Datasheet HTML 102Page - Renesas Technology Corp R5F56519FDFP Datasheet HTML 103Page - Renesas Technology Corp R5F56519FDFP Datasheet HTML 104Page - Renesas Technology Corp R5F56519FDFP Datasheet HTML 105Page - Renesas Technology Corp R5F56519FDFP Datasheet HTML 106Page - Renesas Technology Corp R5F56519FDFP Datasheet HTML 107Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 103 / 190 page
background image
R01DS0276EJ0100 Rev.1.00
Page 103 of 190
Aug 24, 2016
RX65N Group, RX651 Group
4. I/O Registers
000C 0120h
ETHER
C0
PHY Interface Register
PIR
32
32
13, 14 PCLKA
1 to 7 ICLK
ETHER
C
000C 0128h
ETHER
C0
PHY Status Register
PSR
32
32
13, 14 PCLKA
1 to 7 ICLK
ETHER
C
000C 0140h
ETHER
C0
Random Number Generation Counter Limit Setting
Register
RDMLR
32
32
13, 14 PCLKA
1 to 7 ICLK
ETHER
C
000C 0150h
ETHER
C0
Interpacket Gap Register
IPGR
32
32
13, 14 PCLKA
1 to 7 ICLK
ETHER
C
000C 0154h
ETHER
C0
Automatic PAUSE Frame Register
APR
32
32
13, 14 PCLKA
1 to 7 ICLK
ETHER
C
000C 0158h
ETHER
C0
Manual PAUSE Frame Register
MPR
32
32
13, 14 PCLKA
1 to 7 ICLK
ETHER
C
000C 0160h
ETHER
C0
Received PAUSE Frame Counter
RFCF
32
32
13, 14 PCLKA
1 to 7 ICLK
ETHER
C
000C 0164h
ETHER
C0
PAUSE Frame Retransmit Count Setting Register
TPAUSER
32
32
13, 14 PCLKA
1 to 7 ICLK
ETHER
C
000C 0168h
ETHER
C0
PAUSE Frame Retransmit Counter
TPAUSECR
32
32
13, 14 PCLKA
1 to 7 ICLK
ETHER
C
000C 016Ch
ETHER
C0
Broadcast Frame Receive Count Setting Register
BCFRR
32
32
13, 14 PCLKA
1 to 7 ICLK
ETHER
C
000C 01C0h
ETHER
C0
MAC Address Upper Bit Register
MAHR
32
32
13, 14 PCLKA
1 to 7 ICLK
ETHER
C
000C 01C8h
ETHER
C0
MAC Address Lower Bit Register
MALR
32
32
13, 14 PCLKA
1 to 7 ICLK
ETHER
C
000C 01D0h
ETHER
C0
Transmit Retry Over Counter Register
TROCR
32
32
13, 14 PCLKA
1 to 7 ICLK
ETHER
C
000C 01D4h
ETHER
C0
Late Collision Detect Counter Register
CDCR
32
32
13, 14 PCLKA
1 to 7 ICLK
ETHER
C
000C 01D8h
ETHER
C0
Lost Carrier Counter Register
LCCR
32
32
13, 14 PCLKA
1 to 7 ICLK
ETHER
C
000C 01DCh
ETHER
C0
Carrier Not Detect Counter Register
CNDCR
32
32
13, 14 PCLKA
1 to 7 ICLK
ETHER
C
000C 01E4h
ETHER
C0
CRC Error Frame Receive Counter Register
CEFCR
32
32
13, 14 PCLKA
1 to 7 ICLK
ETHER
C
000C 01E8h
ETHER
C0
Frame Receive Error Counter Register
FRECR
32
32
13, 14 PCLKA
1 to 7 ICLK
ETHER
C
000C 01ECh
ETHER
C0
Too-Short Frame Receive Counter Register
TSFRCR
32
32
13, 14 PCLKA
1 to 7 ICLK
ETHER
C
000C 01F0h
ETHER
C0
Too-Long Frame Receive Counter Register
TLFRCR
32
32
13, 14 PCLKA
1 to 7 ICLK
ETHER
C
000C 01F4h
ETHER
C0
Received Alignment Error Frame Counter Register
RFCR
32
32
13, 14 PCLKA
1 to 7 ICLK
ETHER
C
000C 01F8h
ETHER
C0
Multicast Address Frame Receive Counter Register
MAFCR
32
32
13, 14 PCLKA
1 to 7 ICLK
ETHER
C
000C 1200h
MTU3
Timer Control Register
TCR
8
8
4, 5 PCLKA
1, 2 ICLK
MTU3a
000C 1201h
MTU4
Timer Control Register
TCR
8
8
4, 5 PCLKA
1, 2 ICLK
MTU3a
000C 1202h
MTU3
Timer Mode Register 1
TMDR1
8
8
4, 5 PCLKA
1, 2 ICLK
MTU3a
000C 1203h
MTU4
Timer Mode Register 1
TMDR1
8
8
4, 5 PCLKA
1, 2 ICLK
MTU3a
000C 1204h
MTU3
Timer I/O Control Register H
TIORH
8
8
4, 5 PCLKA
1, 2 ICLK
MTU3a
000C 1205h
MTU3
Timer I/O Control Register L
TIORL
8
8
4, 5 PCLKA
1, 2 ICLK
MTU3a
000C 1206h
MTU4
Timer I/O Control Register H
TIORH
8
8
4, 5 PCLKA
1, 2 ICLK
MTU3a
000C 1207h
MTU4
Timer I/O Control Register L
TIORL
8
8
4, 5 PCLKA
1, 2 ICLK
MTU3a
000C 1208h
MTU3
Timer Interrupt Enable Register
TIER
8
8
4, 5 PCLKA
1, 2 ICLK
MTU3a
000C 1209h
MTU4
Timer Interrupt Enable Register
TIER
8
8
4, 5 PCLKA
1, 2 ICLK
MTU3a
000C 120Ah
MTU
Timer Output Master Enable Register A
TOERA
8
8
4, 5 PCLKA
1, 2 ICLK
MTU3a
000C 120Dh
MTU
Timer Gate Control Register A
TGCRA
8
8
4, 5 PCLKA
1, 2 ICLK
MTU3a
000C 120Eh
MTU
Timer Output Control Register 1A
TOCR1A
8
8
4, 5 PCLKA
1, 2 ICLK
MTU3a
000C 120Fh
MTU
Timer Output Control Register 2A
TOCR2A
8
8
4, 5 PCLKA
1, 2 ICLK
MTU3a
000C 1210h
MTU3
Timer Counter
TCNT
16
16
4, 5 PCLKA
1, 2 ICLK
MTU3a
Table 4.1
List of I/O Registers (Address Order) (49 / 56)
Address
Module
Symbol Register Name
Register
Symbol
Number
of Bits
Access
Size
Number of Access Cycles
Related
Function
ICLK
PCLK
ICLK
 PCLK



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com