MPF5024AMMA0ES datasheet(49/93 Pages) NXP

49 / 93 page

NXP Semiconductors

PF5024

Power management integrated circuit (PMIC) for high performance applications

PF5024

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 15 April 2020

49 / 93

The default output voltage configuration for Run and Standby modes is loaded from the

OTP_VSWx[7:0] registers upon power up.

Table 37. SWx output voltage configuration

Set point

VSWx_RUN[7:0]

VSWx_STBY[7:0]

VSWxFB (V)

00000000

0.40000

00000001

0.40625

00000010

0.41250

00000011

0.41875

175

10101111

1.49375

176

10110000

1.50000

177

10110001

1.80000

178 to 255

10110010 to 11111111

Reserved

DVS operation is available for all voltage settings between 0.4 V to 1.5 V. However,

the SWx regulator is not intended to perform DVS transitions to or from the 1.8 V

configuration. In the event a voltage change is requested between any of the low voltage

settings and 1.8 V, the switching regulator is automatically disabled first and then re-

enabled at the selected voltage level to avoid an uncontrolled transition to the new

voltage setting.

Each regulator is provided with two bits to set its mode of operation.

• The SWx_RUN_MODE[1:0] bits allow the user to change the mode of operation of the

SWx regulators during the run state. If the regulator was programmed as part of the

power up sequence, the SWx_RUN_MODE[1:0] bits are loaded with 0b11 (autoskip) by

default. Otherwise it is loaded with 0b00 (disabled).

• The SWx_STBY_MODE[1:0] bits allow the user to change the mode of operation of

the SWx regulators during the standby state. If the regulator was programmed as part

of the power up sequence, the SWx_STBY_MODE[1:0] bits are loaded with 0b11

(autoskip) by default. Otherwise it is loaded with 0b00 (disabled).

Table 38. SWx regulator mode configuration

SWx_MODE[1:0]

Mode of operation

OFF

PWM mode

PFM mode

Auto skip mode

The SWx_MODE_I interrupt asserts the INTB pin when any of the Type 1 regulators

have changed the mode of operation, provided the corresponding interrupt is not

masked.

To avoid potential detection of an OV/UV fault during SWx ramp up, it is recommended to

power up the regulator in PWM or autoskip mode.

SWx regulators use 2 bits SWxILIM[1:0], to program the current limit detection.

MPF5024AMMA0ES Datasheet(PDF) 49 Page - NXP Semiconductors

MPF5024AMMA0ES Datasheet(HTML) 49 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93

Datasheet Download

Link URL