MPF5024AMMA0ES datasheet(6/93 Pages) NXP

6 / 93 page

NXP Semiconductors

PF5024

Power management integrated circuit (PMIC) for high performance applications

PF5024

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 15 April 2020

6 / 93

Symbol

Parameter

Min

Typ

Max

Unit

VESD

Charge device model

All pins

[1]

—

500

ILATCHUP

Latch-up current

—

100

[1]

ESD testing is performed in accordance with the human body model (HBM) (CZAP = 100 pF, RZAP = 1500 Ω), and the charge device model (CDM),

robotic (CZAP = 4.0 pF).

10 Thermal characteristics

Table 5. Thermal characteristics

Symbol

Parameter

Min

Typ

Max

Unit

Ambient operating temperature

−40

—

125

°C

Junction temperature

−40

—

150

°C

TST

Storage temperature range

−40

—

150

°C

TPPRT

Peak package reflow temperature

—

260

°C

Table 6. QFN40 thermal resistance and package dissipation ratings

Symbol

Parameter

Typ

Unit

RθJA

Junction to Ambient Thermal Resistance

JESD51-7, 2s2p

[1] [2] [3] 32.6

°C/W

RθJA

Junction to Ambient Thermal Resistance

JESD51-7, 2s6p

[1] [2] [4] 26.8

°C/W

ΨJT

Junction to Top of Package Thermal Parameter

JESD51-7, 2s2p

[1] [2] [3] 0.46

°C/W

ΨJT

Junction to Top of Package Thermal Parameter

JESD51-7, 2s6p

[1] [2] [4] 0.39

°C/W

[1]

Determined in accordance to JEDEC JESD51-2A natural convection environment and uniform power.

[2]

Thermal resistance data in this report is solely for a thermal performance comparison of one package to another in a standardized specified environment.

It is not meant to predict the performance of a package in an application-specific environment

[3]

Thermal test board meets JEDEC specification for this package (JESD51-7, 2s2p). PCB has a 3×3 array of thermal via under the exposed pad.

[4]

2s6p PCB identical to 51-7 but with four additional internal layers at 35 µm thickness.

11 Operating conditions

Table 7. Operating conditions

Symbol

Parameter

Min

Typ

Max

Unit

VIN

Main input supply voltage

UVDET

—

5.5

12 General description

12.1 Features

The PF5024 is a power management integrated circuit (PMIC) designed to be the

primary power management building block for NXP high-end multimedia application

processors from the i.MX 8 and S32V series. It is also capable of providing power

solution to the high end i.MX 6 series as well as several non-NXP processors.

• Buck regulators

MPF5024AMMA0ES Datasheet(PDF) 6 Page - NXP Semiconductors

MPF5024AMMA0ES Datasheet(HTML) 6 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93

Datasheet Download

Link URL