| Electronic Components Datasheet Search |
|
R7FA2L1AB2DFM Datasheet(PDF) 36 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
R7FA2L1AB2DFM Datasheet(HTML) 36 Page - Renesas Technology Corp |
|
36 / 110 page ![]() 2.3.3 Reset Timing Table 2.20 Reset timing Parameter Symbol Min Typ Max Unit Test conditions RES pulse width At power-on tRESWP 10 — — ms Figure 2.7 Not at power-on tRESW 30 — — µs Figure 2.8 Wait time after RES cancellation (at power-on) LVD0 enabled*1 tRESWT — 0.9 — ms Figure 2.7 LVD0 disabled*2 — 0.2 — Wait time after RES cancellation (during powered-on state) LVD0 enabled*1 tRESWT2 — 0.9 — ms Figure 2.8 LVD0 disabled*2 — 0.2 — Wait time after internal reset cancellation (Watchdog timer reset, SRAM parity error reset, SRAM ECC error reset, bus master MPU error reset, bus slave MPU error reset, stack pointer error reset, software reset) LVD0 enabled*1 tRESWT3 — 0.9 — ms Figure 2.9 LVD0 disabled*2 — 0.15 — Note 1. When OFS1.LVDAS = 0. Note 2. When OFS1.LVDAS = 1. VCC RES tRESWP Internal reset tRESWT Figure 2.7 Reset input timing at power-on RES Internal reset tRESWT2 tRESW Figure 2.8 Reset input timing (1) RA2L1 Datasheet 2. Electrical Characteristics R01DS0385EJ0100 Rev.1.00 Aug 06, 2020 Page 36 of 110 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |