Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

NAND01G-B2C Datasheet(PDF) 25 Page - Numonyx B.V

Part # NAND01G-B2C
Description  1-Gbit, 2112-byte/1056-word page, 1.8 V/3 V, single level cell NAND flash memory
PDF  67 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NUMONYX [Numonyx B.V]
Direct Link  http://www.numonyx.com
Logo NUMONYX - Numonyx B.V

NAND01G-B2C Datasheet(HTML) 25 Page - Numonyx B.V

Back Button NAND01G-B2C Datasheet HTML 21Page - Numonyx B.V NAND01G-B2C Datasheet HTML 22Page - Numonyx B.V NAND01G-B2C Datasheet HTML 23Page - Numonyx B.V NAND01G-B2C Datasheet HTML 24Page - Numonyx B.V NAND01G-B2C Datasheet HTML 25Page - Numonyx B.V NAND01G-B2C Datasheet HTML 26Page - Numonyx B.V NAND01G-B2C Datasheet HTML 27Page - Numonyx B.V NAND01G-B2C Datasheet HTML 28Page - Numonyx B.V NAND01G-B2C Datasheet HTML 29Page - Numonyx B.V Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 67 page
background image
NAND01G-B2C
Device operations
25/67
6.2
Cache read
The cache read operation is used to improve the read throughput by reading data using the
cache register. Since the device has only one cache register, serial data output on one page
may be executed while data from another page is read into the cache register.
A Page Read command must be issued prior to the Sequential or Random Cache Read
command in a cache read sequence. The Cache Read command can be issued only after
the read function is complete (SR6 = ‘1’).
A cache read operation consists of three steps (see Table 10: Commands):
1.
One bus cycle is required to setup the Cache Read command (the same as the
standard Read command)
2.
Four (refer to Table 6 and Table 7) bus cycles are then required to input the start
address. If the host does not enter an address, the next sequential page is read.
3.
One bus cycle is required to issue the Cache Read Confirm command to start the
P/E/R controller.
The start address must be at the beginning of a page (column address = 00h, see Table 8
and Table 9). This allows the data to be output uninterrupted after the latency time (tBLBH1),
see Figure 10.
The Ready/Busy signal can be used to monitor the start of the operation. During the latency
period the Ready/Busy signal goes Low, after this the Ready/Busy signal goes High, even if
the device is internally downloading page n+1.
Once the cache read operation has started, the status register can be read using the Read
Status Register command.
During the operation, SR5 can be read, to find out whether the internal reading is ongoing
(SR5 = ‘0’), or has completed (SR5 = ‘1’), while SR6 indicates whether the cache register is
ready to download new data.
To exit the cache read operation an Exit Cache Read command must be issued (see
Table 10).
After the device has internally read page n, the user is allowed to download data of that
page by toggling R, but the device will not trigger internally the reading of a next page.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com