Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

NAND01G-B2C Datasheet(PDF) 27 Page - Numonyx B.V

Part # NAND01G-B2C
Description  1-Gbit, 2112-byte/1056-word page, 1.8 V/3 V, single level cell NAND flash memory
PDF  67 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NUMONYX [Numonyx B.V]
Direct Link  http://www.numonyx.com
Logo NUMONYX - Numonyx B.V

NAND01G-B2C Datasheet(HTML) 27 Page - Numonyx B.V

Back Button NAND01G-B2C Datasheet HTML 23Page - Numonyx B.V NAND01G-B2C Datasheet HTML 24Page - Numonyx B.V NAND01G-B2C Datasheet HTML 25Page - Numonyx B.V NAND01G-B2C Datasheet HTML 26Page - Numonyx B.V NAND01G-B2C Datasheet HTML 27Page - Numonyx B.V NAND01G-B2C Datasheet HTML 28Page - Numonyx B.V NAND01G-B2C Datasheet HTML 29Page - Numonyx B.V NAND01G-B2C Datasheet HTML 30Page - Numonyx B.V NAND01G-B2C Datasheet HTML 31Page - Numonyx B.V Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 67 page
background image
NAND01G-B2C
Device operations
27/67
6.3.2
Random data input in a page
During a sequential input operation, the next sequential address to be programmed can be
replaced by a random address, by issuing a Random Data Input command. The following
two steps are required to issue the command:
1.
one bus cycle is required to setup the Random Data Input command (see Table 10)
2.
two bus cycles are then required to input the new column address (refer to Table 6).
Random Data Input can be repeated as often as required in any given page.
Once the program operation has started the status register can be read using the Read
Status Register command. During program operations the status register will only flag errors
for bits set to '1' that have not been successfully programmed to '0'.
During the program operation, only the Read Status Register and Reset commands will be
accepted, all other commands will be ignored.
Once the program operation has completed the P/E/R controller bit SR6 is set to ‘1’ and the
Ready/Busy signal goes High.
The device remains in read status register mode until another valid command is written to
the command interface.
Figure 11.
Page program operation
I/O
RB
Address Inputs
SR0
ai08659
Data Input
10h
70h
80h
Page Program
Setup Code
Confirm
Code
Read Status Register
Busy
tBLBH2
(Program Busy time)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com