NRF9160-SICA-R7 datasheet(50/400 Pages) NORDIC

50 / 400 page

Power and clock management

5.1.1.3 System ON mode

System ON is the power mode entered after a power-on reset.

While in System ON, the system can reside in one of two sub modes:

• Low power

• Constant latency

The low power mode is default after power-on reset.

In low power mode, whenever no application or wireless activity takes place, function blocks like the

application CPU, LTE modem and all peripherals are in IDLE state. That particular state is referred to as

System ON IDLE. In this state, all function blocks retain their state and configuration, so they are ready to

become active once configured by the CPU.

If any application or modem activity occurs, the system leaves the System ON IDLE state. Once a

given activity in a function block is completed, the system automatically returns to IDLE, retaining its

configuration.

As long as the system resides in low power mode, the PMU ensures that the appropriate regulators and

clock sources are started or stopped based on the needs of the function blocks active at any given time.

This automatic power management can be overridden by switching to constant latency mode. In this

mode, the CPU wakeup latency and the PPI task response are constant and kept at a minimum. This

is secured by keeping a set of base resources that are always enabled. The advantage of having a

constant and predictable latency will be at the cost of having significantly increased power consumption

compared to the low power mode. The constant latency mode is enabled by triggering the CONSTLAT task

(TASKS_CONSTLAT on page 64).

While the system is in constant latency mode, the low power mode can be enabled by triggering LOWPWR

task (TASKS_LOWPWR on page 65).

To reduce power consumption while in System ON IDLE, RAM blocks can be turned off in System ON mode

while enabling the retention of these RAM blocks in RAM[n].POWER registers in VMC. RAM[n].POWER are

retained registers, see Reset behavior on page 57. Note that these registers are usually overwritten by

the startup code provided with the nRF application examples.

5.1.1.4 Registers

5.1.1.5 Electrical specification

5.1.1.5.1 ENABLE pin voltage requirements

Symbol

Description

Min.

Typ.

Max.

Units

VSYSTEM_DISABLED_ON Operational voltage to enforce System-Disabled power

mode.

0.8*VDD

VSYSTEM_DISABLED_OFF Operational voltage to cancel System-Disabled power

mode.

0.4

5.1.2 Power supply

The nRF9160 has a single main power supply VDD, and the internal components are powered by

integrated voltage regulators. The PMU manages these regulators automatically, no voltage regulator

control needs to be included in application firmware.

5.1.2.1 General purpose I/O supply

The input/output (I/O) drivers of P0.00 - P0.31 pins are supplied independently of VDD through

VDD_GPIO. This enables easy match to signal voltage levels in the printed circuit board design.

4418_1315 v2.0

NRF9160-SICA-R7 Datasheet(PDF) 50 Page - Nordic Semiconductor

NRF9160-SICA-R7 Datasheet(HTML) 50 Page - Nordic Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL