STM32U5A5QJ datasheet(302/382 Pages) STMICROELECTRONICS

302 / 382 page

Electrical characteristics

STM32U5Axxx

302/382

DS13543 Rev 1

Figure 47. MDF timing diagram

5.3.29

DCMI characteristics

Unless otherwise specified, the parameters given in the table below are derived from tests

performed under the ambient temperature, fHCLK frequency and VDD supply voltage

summarized in Table 33, with the following configuration:

•

Output speed set to OSPEEDRy[1:0] = 10

•

DCMI_PIXCLK polarity: falling

•

DCMI_VSYNC and DCMI_HSYNC polarity: high

•

Data formats: 14 bits

•

Capacitive load CL = 30 pF

•

Measurement points done at 0.5 × VDD level

•

I/O compensation cell activated

•

HSLV activated when VDD ≤ 2.7 V

•

Voltage scaling range 1

MSv69125V1

MDF_SDIx (I)

MDF_CKIx (I)

MDF_CCK (I/O)

tSUCKI

tSUCCKI

tSUCCKO

tSUCCKOLF

fCKI, fCCKI, FCCKO, fCCKOLF

tLCKI, tLCCKI,

tLCCKO

tHDCKI

tHDCCKI

tHDCCKO

tHDCCKOLF

tHCKI, tHCCKI,

tHCCKO

tSUCKI

tSUCCKI

tSUCCKO

tSUCCKOLF

tHDCKI

tHDCCKI

tHDCCKO

tHDCCKOLF

Table 113. DCMI characteristics(1)

1. Evaluated by characterization. Not tested in production.

Symbol

Parameter

Min

Max

Unit

Frequency ratio DCMI_PIXCLK/fHCLK

-0.4

DCMI_PIXCLK

Pixel clock input

MHz

DPIXEL

Pixel clock input duty cycle

tsu(DATA)

Data input setup time

2.5

th(DATA)

Data hold time

tsu(HSYNC)

tsu(VSYNC)

DCMI_HSYNC and DCMI_VSYNC input setup times

th(HSYNC)

th(VSYNC)

DCMI_HSYNC and DCMI_VSYNC input hold times

STM32U5A5QJ Datasheet(PDF) 302 Page - STMicroelectronics

STM32U5A5QJ Datasheet(HTML) 302 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL