Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

LIS2DUXS12TR Datasheet(PDF) 98 Page - STMicroelectronics

Part # LIS2DUXS12TR
Description  Ultralow-power accelerometer with Qvar, AI, & anti-aliasing
PDF  104 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

LIS2DUXS12TR Datasheet(HTML) 98 Page - STMicroelectronics

Back Button LIS2DUXS12TR Datasheet HTML 94Page - STMicroelectronics LIS2DUXS12TR Datasheet HTML 95Page - STMicroelectronics LIS2DUXS12TR Datasheet HTML 96Page - STMicroelectronics LIS2DUXS12TR Datasheet HTML 97Page - STMicroelectronics LIS2DUXS12TR Datasheet HTML 98Page - STMicroelectronics LIS2DUXS12TR Datasheet HTML 99Page - STMicroelectronics LIS2DUXS12TR Datasheet HTML 100Page - STMicroelectronics LIS2DUXS12TR Datasheet HTML 101Page - STMicroelectronics LIS2DUXS12TR Datasheet HTML 102Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 98 / 104 page
background image
List of tables
Table 1.
Pin description...................................................................... 4
Table 2.
Mechanical characteristics ............................................................. 5
Table 3.
Electrical characteristics ............................................................... 6
Table 4.
Electrical parameters of Qvar (@Vdd = 1.8 V, T = 25 °C) ........................................ 7
Table 5.
Temperature sensor characteristics ....................................................... 7
Table 6.
SPI slave timing values................................................................ 8
Table 7.
I²C slave timing values ............................................................... 10
Table 8.
Absolute maximum ratings ............................................................ 11
Table 9.
Configuration of duration of interrupt...................................................... 13
Table 10.
Internal pin status .................................................................. 17
Table 11.
Serial interface pin description .......................................................... 27
Table 12.
I²C terminology .................................................................... 27
Table 13.
SAD+read/write patterns.............................................................. 28
Table 14.
Transfer when master is writing one byte to slave............................................. 28
Table 15.
Transfer when master is writing multiple bytes to slave ......................................... 28
Table 16.
Transfer when master is receiving (reading) one byte of data from slave ............................. 28
Table 17.
Transfer when master is receiving (reading) multiple bytes of data from slave ......................... 28
Table 18.
MIPI I3C® CCC commands ............................................................ 34
Table 19.
Register map...................................................................... 36
Table 20.
Table 20. PIN_CTRL register ........................................................... 38
Table 21.
PIN_CTRL register description ......................................................... 38
Table 22.
WAKE_UP_DUR_EXT register ......................................................... 38
Table 23.
WAKE_UP_DUR_EXT register description ................................................. 38
Table 24.
WHO_AM_I register default values....................................................... 39
Table 25.
CTRL1 register .................................................................... 39
Table 26.
CTRL1 register description ............................................................ 39
Table 27.
CTRL2 register .................................................................... 40
Table 28.
CTRL2 register description ............................................................ 40
Table 29.
CTRL3 register .................................................................... 40
Table 30.
CTRL3 register description ............................................................ 40
Table 31.
CTRL4 register .................................................................... 41
Table 32.
CTRL4 register description ............................................................ 41
Table 33.
ODR frequency in inactivity state ........................................................ 41
Table 34.
CTRL5 register .................................................................... 42
Table 35.
CTRL5 register description ............................................................ 42
Table 36.
Operating modes ................................................................... 42
Table 37.
Bandwidth selection (low-power mode with ODR < 50 Hz)....................................... 43
Table 38.
Full-scale selection.................................................................. 43
Table 39.
FIFO_CTRL register description ........................................................ 44
Table 40.
Selection of FIFO mode .............................................................. 44
Table 41.
FIFO_WTM register ................................................................. 45
Table 42.
FIFO_WTM register description ......................................................... 45
Table 43.
INTERRUPT_CFG register ............................................................ 45
Table 44.
INTERRUPT_CFG register description .................................................... 45
Table 45.
SIXD register...................................................................... 46
Table 46.
SIXD register description ............................................................. 46
Table 47.
WAKE_UP_THS register.............................................................. 46
Table 48.
WAKE_UP_THS register description ..................................................... 46
Table 49.
WAKE_UP_DUR register ............................................................. 47
Table 50.
WAKE_UP_DUR register description ..................................................... 47
Table 51.
FREE_FALL register ................................................................ 47
Table 52.
FREE_FALL register description ........................................................ 47
Table 53.
MD1_CFG register .................................................................. 48
LIS2DUXS12
List of tables
DS14035 - Rev 2
page 98/104



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com