| Electronic Components Datasheet Search |
|
DIX4192IPFBT Datasheet(PDF) 32 Page - Burr-Brown (TI) |
|
|
|
|||||||||||||||||||||||||||||
DIX4192IPFBT Datasheet(HTML) 32 Page - Burr-Brown (TI) |
|
32 / 60 page ![]() www.ti.com SN74AHCT1G125 orEquivalent +5V 5 2 1 3 4 Directtoexternallogic operatingfromtheVIOsupply. AESOUT To+5VLogic (VIOsupply=+3.0Vto+3.3V) SN74AVC1T45 orEquivalent IfVIO<+3.0V. VIO +5V 5 +3.3V 6 3 1 2 4 ToBalancedorUnbalanced LineInterface AESOUT 2 8 7 ToBalancedorUnbalanced LineInterface 3 6 5 1 1 SN75ALS191 REGISTER AND DATA BUFFER ORGANIZATION DIX4192 SBFS031C – JANUARY 2006 – REVISED JUNE 2006 APPLICATIONS INFORMATION (continued) Figure 33. CMOS/TTL Output Logic Interface Figure 34. External Line Driver Interface The DIX4192 organizes the on-chip registers and data buffers into four pages. The currently active page is chosen by programming the Page Selection Register to the desired page number. The Page Selection Register is available on every register page at address 0x7F, allowing easy movement between pages. Table 2 indicates the page selection corresponding to the Page Selection Register value. Table 2. Register Page Selection Page Selection Register Value (Hex) Selected Register Page 00 Page 0, control and status registers 01 Page 1, DIR channel status and user data buffers 02 Page 2, DIT channel status and user data buffers 03 Page 3, reserved Register Page 0 contains the control registers utilized to configure the various function blocks within the DIX4192. In addition, status registers are provided for flag and error conditions, with many of the status bits capable of generating an interrupt signal when enabled. See Table 3 for the control and status register map. Register Page 1 contains the digital interface receiver (or DIR) channel status and user data buffers. These buffers correspond to the data contained in the C and U bits of the previously received block of the AES3-encoded data stream. The contents of these buffers may be read through the SPI or I2C serial host interface and processed as needed by the host system. See Table 5 for the DIR channel status buffer map, and Table 6 for the DIR user data buffer map. 32 Submit Documentation Feedback |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |