DIX4192IPFBT datasheet(40/60 Pages) BURR-BROWN

40 / 60 page

www.ti.com

DIX4192

SBFS031C – JANUARY 2006 – REVISED JUNE 2006

BYPMUX[1:0]

Bypass Multiplexer Source Selection

These bits select the line receiver output to be utilized as the bypass multiplexer data source.

BYPMUX1

BYPMUX0

Line Receiver Output Selection

RX1 (default)

RX2

RX3

RX4

Bit 7 (MSB)

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0 (LSB)

VALSEL

TXCUS1

TXCUS0

TXCUS[1:0]

Transmitter Channel Status and User Data Source

These bits select the source of the channel status (or C) data and user (or U) data which is used to load the DIT User Access (UA)

buffers.

TXCUS1

TXCUS0

DIT UA Buffer Source

The buffers will not be updated. (default)

The buffers are updated via the SPI or I2C host interface.

The buffers are updated via the DIR RA buffers.

The first 10 bytes of the buffers are updated via the SPI or I2C host, while the

remainder of the buffers are updated via the DIR RA buffers.

VALSEL

Transmitter Validity Bit Source

This bit is utilized to select the source for the validity (or V) bit in the AES3-encoded output data stream.

VALSEL

Validity (or V) Bit Source Selection

The VALID bit in control register 0x07.

The V bit is transferred from the DIR block with zero latency.

Bit 7 (MSB)

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0 (LSB)

TSLIP

TBTI

Transmitter Buffer Transfer Status, Active High

When DIT User Access (UA) to Transmitter Access (TA) buffer transfers are enabled (the TXBTD bit in control register 0x08 is set to

0), and the TBTI interrupt is unmasked (the MTBTI bit in control register 0x0B is set to 1), the TBTI bit will be set to 1 when the

UA-to-TA buffer transfer has completed. This configuration also causes the INT output (pin 23) to be driven low and the TX bit in

status register 0x02 to be set to 1, indicating that an interrupt has occurred.

TSLIP

Transmitter Source Data Slip Status, Active High

The TSLIP bit will be set to 1 when either an asynchronous data slip or block start condition is detected, and the TSLIP interrupt is

unmasked (the MTSLIP bit in control register 0x0B is set to 1). The BSSL bit in control register 0x07 is used to set the source for this

interrupt.

The TSLIP bit being forced to 1 will also cause the INT output (pin 23) to be driven low and the TX bit in status register 0x02 to be set

to 1, indicating that an interrupt has occurred.

Bit 7 (MSB)

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0 (LSB)

MTSLIP

MTBTI

MBTI

Transmitter Buffer Transfer Interrupt Mask

MTBI

BTI Interrupt Mask

BTI interrupt is masked. (default)

BTI interrupt is enabled.

MTSLIP

Transmitter TSLIP Interrupt Mask

MTSLIP

TSLIP Interrupt Mask

TSLIP interrupt is masked. (default)

TSLIP interrupt is enabled.

Submit Documentation Feedback

DIX4192IPFBT Datasheet(PDF) 40 Page - Burr-Brown (TI)

DIX4192IPFBT Datasheet(HTML) 40 Page - Burr-Brown (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Datasheet Download

Link URL