Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

M65KG512AB8W9 Datasheet(PDF) 34 Page - STMicroelectronics

Part # M65KG512AB8W9
Description  512Mbit (4 banks x 8 Mb x 16) 1.8 V supply, DDR low power SDRAM
PDF  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M65KG512AB8W9 Datasheet(HTML) 34 Page - STMicroelectronics

Back Button M65KG512AB8W9 Datasheet HTML 30Page - STMicroelectronics M65KG512AB8W9 Datasheet HTML 31Page - STMicroelectronics M65KG512AB8W9 Datasheet HTML 32Page - STMicroelectronics M65KG512AB8W9 Datasheet HTML 33Page - STMicroelectronics M65KG512AB8W9 Datasheet HTML 34Page - STMicroelectronics M65KG512AB8W9 Datasheet HTML 35Page - STMicroelectronics M65KG512AB8W9 Datasheet HTML 36Page - STMicroelectronics M65KG512AB8W9 Datasheet HTML 37Page - STMicroelectronics M65KG512AB8W9 Datasheet HTML 38Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 54 page
background image
DC and ac parameters
M65KG526AB
34/54
Figure 9.
Consecutive Bank(Row) Activate command
1.
The above figure shows consecutive Bank(Row) Activate commands issued to different banks. A tRRD delay must be
respected between two consecutive Bank(Row) Activate commands (ACT) to different banks. If the destination row is
already active, the bank must be precharged to close the row; the ACT command can then be issued tRP after the PRE
command.
2.
Consecutive ACT commands to the same bank must be issued at a tRC interval and separated by a Precharge command
(PRE).
Figure 10.
Read followed by Read in same bank and row
1.
The consecutive READ command must be issued after a minimum delay of tCK to interrupt the previous Read operation.
2.
To issue the consecutive READ to a different row, precharge the bank (PRE) to interrupt the previous Read operation. tRP
after the PRE command, issue the ACT command. The consecutive READ command can be issued tRCD after the ACT
command.
BA0-BA1
Row 0
Address
Row 1
ACT
ACT
NOP
Command
K
K
ai11210
tRRD
PRE
tRC
Bank A
Active
NOP
ACT
NOP
Row 0
Bank D
Active
Precharge
Bank A
Bank A
Active
ACT
READ
READ
Command
K
K
DOA0 DOA1
UDQS, LDQS
DQ0-DQ15
DOB0 DOB1
ai11205
Note: 1. Burst Length = 4
2. CAS Latency = 3
3. Bank = Bank A
NOP
Row
Column B
Address
BA0-BA1
NOP
t0
t1
t2
t3
t4
t5
t6
t7
t8
Column A
DOB2
Bank A
Active
Read from
Column A
Data Read from
Column A
Data Read from
Column B
DOB3
Read from
Column B



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com