| Electronic Components Datasheet Search |
|
MAXQ3180-RAN+ Datasheet(PDF) 6 Page - Maxim Integrated Products |
|
|
|||||||||||||||||||||||||||||
MAXQ3180-RAN+ Datasheet(HTML) 6 Page - Maxim Integrated Products |
|
6 / 48 page ![]() Low-Power, Multifunction, Polyphase AFE 6 _______________________________________________________________________________________ Pin Description PIN NAME FUNCTION 1 VN 2 INP 3 I0P 4 I0N 5 I1P 6 I1N 7 I2P 8 I2N Analog Inputs for the Phase A, Phase B, Phase C, and Neutral Current Channels 9 AGND Analog Ground 10 XTAL2 11 XTAL1 High-Frequency Crystal Input/Output. When using an external high-frequency crystal, the crystal oscillator circuit should be connected between XTAL1 and XTAL2. When using an externally driven clock (EXTCLK = 1), the clock should be input at XTAL1, with XTAL2 left unconnected. 12 IRQ Interrupt Request Output. This line is driven low by the device to indicate to the master that an unmasked interrupt has occurred. 13 SSEL Slave Select Input. This line is the active-low slave select input for the SPI interface. 14 SCLK Slave Clock Input. This line is the clock input for the SPI interface, which always operates in slave mode. 15 MOSI Master Out-Slave In Input. This line is used by the master to transmit data to the slave (the MAXQ3180) over the SPI interface. 16 MISO Master In-Slave Out Output. This line is used by the MAXQ3180 (the slave) to transmit data back to the master over the SPI interface. 17, 22 DVDD Digital Supply Voltage 18 DGND Digital Ground 19 CFP Active Energy Pulse Output 20 CFQ Reactive Energy Pulse Output 21 RESET Active-Low Reset Input/Output. An external master can reset the MAXQ3180 by driving this pin low. This pin includes a weak pullup resistor to allow for a combination of wired-OR external reset sources. An RC circuit is not required for power-up, as this function is provided internally. This pin also acts as a reset output when the source of the reset is internal to the device (power-fail, watchdog reset, etc.). In this case, the RESET pin is held low by the device until it exits the reset state, then the RESET pin is released. 23 VCOMM Voltage Bias. This pin can be used to create an input common-mode DC offset for ADC channel conversions. 24 VREF Voltage Reference. Reference voltage for the ADC. An external reference voltage can be connected to this pin when extremely high accuracy is required. 25 AVDD Analog Supply Voltage 26 V0P 27 V1P 28 V2P Analog Inputs for the Phase A, Phase B, and Phase C Voltage Channels |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |