Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

NRF52820-QDAA-R Datasheet(PDF) 175 Page - Nordic Semiconductor

Part # NRF52820-QDAA-R
Description  nRF52820
PDF  437 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NORDIC [Nordic Semiconductor]
Direct Link  https://www.nordicsemi.com/
Logo NORDIC - Nordic Semiconductor

NRF52820-QDAA-R Datasheet(HTML) 175 Page - Nordic Semiconductor

Back Button NRF52820-QDAA-R Datasheet HTML 171Page - Nordic Semiconductor NRF52820-QDAA-R Datasheet HTML 172Page - Nordic Semiconductor NRF52820-QDAA-R Datasheet HTML 173Page - Nordic Semiconductor NRF52820-QDAA-R Datasheet HTML 174Page - Nordic Semiconductor NRF52820-QDAA-R Datasheet HTML 175Page - Nordic Semiconductor NRF52820-QDAA-R Datasheet HTML 176Page - Nordic Semiconductor NRF52820-QDAA-R Datasheet HTML 177Page - Nordic Semiconductor NRF52820-QDAA-R Datasheet HTML 178Page - Nordic Semiconductor NRF52820-QDAA-R Datasheet HTML 179Page - Nordic Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 175 / 437 page
background image
Peripherals
Pin acquired by RADIO
Direction
Value
Comment
Yes
Output
Specified in SWITCHPATTERN Pin acquired by RADIO, and in use for DFE.
No
Specified by GPIO
Specified by GPIO
DFE not in progress. Pin has not been acquired by RADIO, but is available for
DFE use.
Table 57: Pin configuration matrix for a connected and enabled pin [n]
Switch pattern configuration
The values of the GPIOs while switching during the CTE are configured by writing successively to the
SWITCHPATTERN register. The first write to SWITCHPATTERN is the GPIO pattern applied from the call
of TASKS_TXEN or TASKS_RXEN until the first antenna switch is triggered. The second write sets the
pattern for the reference period and is applied at the start of the guard period. The following writes
set the pattern for the remaining switch slots and are applied at the start of each switch slot. If writing
beyond the total number of antenna slots, the pattern will wrap to SWITCHPATTERN[2] and start over
again. During operation, when the end of the SWITCHPATTERN buffer is reached, the RADIO cycles
back to SWITCHPATTERN[2]. At the end of the AoA/AoD procedure, SWITCHPATTERN[0] is applied to
DFECTRL1.TSWITCHSPACING after the previous antenna switch. The SWITCHPATTERN buffer can be
erased/cleared using CLEARPATTERN.
A minimum number of three patterns must be written to the SWITCHPATTERN register.
If CTEINLINECONF.CTEINLINECTRLEN is not set, then the antenna switch spacing is determined by
DFECTRL1.TSWITCHSPACING (otherwise described by Switching and sampling spacing based on CTEType
on page 173). DFECTRL2.TSWITCHOFFSET determines the position of the first switch compared to the
configurable start of CTE (see DFECTRL1.DFEINEXTENSION).
6.12.12.7 IQ sampling
The RADIO uses DMA to write IQ samples recorded during the CTE to RAM. Alternatively, the magnitude
and phase of the samples can be recorded using the DFECTRL1.SAMPLETYPE field. The samples are
written to the location in RAM specified by DFEPACKET.PTR. The maximum number of samples to
transfer are specified by DFEPACKET.MAXCNT and the number of samples transferred are given in
DFEPACKET.AMOUNT. The IQ samples are recorded with respect to the RX carrier frequency. The format of
the samples is provided in the following table.
SAMPLETYPE
Field
Bits
Description
Q
31:16
0: I_Q (default)
I
15:0
12 bits signed, sign extended to 16 bits. Out of range samples are saturated at value -32768.
reserved
31:29
Always zero
magnitude
28:16
13 bits unsigned. Equals 1.646756*sqrt(I^2+Q^2).
1: MagPhase
phase
15:0
9 bits signed, sign extended to 16 bits. Equals 64*atan2(Q, I) in the range [-201,201].
Table 58: Format of samples
Oversampling is configured separately for the reference period and for the time after the reference period.
During the reference period, the sample spacing is determined by DFECTRL1.TSAMPLESPACINGREF.
DFECTRL2.TSAMPLEOFFSET determines the position of the first sample relative to the end of the last bit of
the CRC.
For the time after the reference period, if CTEINLINECONF.CTEINLINECTRLEN is disabled, the sample
spacing is set in DFECTRL1.TSAMPLESPACING. However, when CTEINLINECONF.CTEINLINECTRLEN is
enabled, the sample spacing is determined by two different registers, depending on whether the device is
in AoA or AoD RX-mode.
For AoD RX mode, the sample spacing after the reference period is determined by the CTEType in the
packet, as listed in the following table.
4463_156 v1.0
175



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com