| Electronic Components Datasheet Search |
|
7643 Datasheet(PDF) 80 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
7643 Datasheet(HTML) 80 Page - Renesas Technology Corp |
|
80 / 121 page ![]() Rev.2.00 Aug 28, 2006 page 80 of 119 7643 Group REJ03B0054-0200 φ clock cycle time φ clock “H” pulse width φ clock “L” pulse width AB15–AB8 delay time AB15–AB8 valid time AB7–AB0 delay time AB7–AB0 valid time WR delay time WR valid time RD delay time RD valid time SYNCOUT delay time SYNCOUT valid time DMAOUT delay time DMAOUT valid time RDY setup time RDY hold time HOLD setup time HOLD hold time HOLD “L” delay time HOLD “H” delay time Data bus setup time Data bus hold time Data bus delay time Data bus valid time (Note 1) EDMA delay time EDMA valid time WR pulse width RD pulse width AB15–AB8 valid time before WR AB7–AB0 valid time before WR AB15–AB8 valid time after WR AB7–AB0 valid time after WR AB15–AB8 valid time before RD AB7–AB0 valid time before RD AB15–AB8 valid time after RD AB7–AB0 valid time after RD RDY setup time before WR RDY hold time after WR RDY setup time before RD RDY hold time after RD Data bus setup time before RD Data bus hold time after RD Data bus delay time after WR Data bus valid time after WR (Note 1) EDMA delay time after WR EDMA valid time after RD USB output rise time, CL = 50 pF USB output fall time, CL = 50 pF tC( φ) tWH( φ) tWL( φ) td( φ -AH) tv( φ -AH) td( φ -AL) tv( φ -AL) td( φ -WR) tv( φ -WR) td( φ -RD) tv( φ -RD) td( φ -SYNC) tv( φ -SYNC) td( φ -DMA) tv( φ -DMA) tsu(RDY- φ) th( φ -RDY) tsu(HOLD- φ) th( φ -HOLD) td( φ -HLDAL) td( φ -HLDAH) tsu(DB- φ) th( φ -DB) td( φ -DB) tV( φ -DB) td( φ -EDMA) tv( φ -EDMA) tWL(WR) (Note 2) tWL(RD) (Note 2) td(AH-WR) td(AL-WR) tv(WR-AH) tv(WR-AL) td(AH-RD) td(AL-RD) tv(RD-AH) tv(RD-AL) tsu(RDY-WR) th(WR-RDY) tsu(RDY-RD) th(RD-RDY) tsu(DB-RD) th(RD-DB) td(WR-DB) tv(WR-DB) tv(WR-EDMA) tv(RD-EDMA) tr(D+), tr(D-) tf(D+), tf(D-) Limits µs ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns Parameter Min. 166.66 0.5•tc( φ) – 5 0.5•tc( φ) – 5 0 0 0 0 0 0 35 0 21 0 9 0 15 0 0.5•tc( φ) – 6 0.5•tc( φ) – 6 0.5•tc( φ) – 33 0.5•tc( φ) – 35 0 0 0.5•tc( φ) – 33 0.5•tc( φ) – 35 0 0 45 0 45 0 18 0 12 0 0 4 4 Typ. Max. Symbol Unit Table 19 Timing requirements and switching characteristics in memory expansion and microprocessor modes (Vcc = 3.0 to 3.6 V, Vss = 0 V, Ta = –20 to 70°C, unless otherwise noted) 45 47 8 8 11 26 In Vcc = 3 V 30 30 30 15 28 20 20 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |