7643 datasheet(22/121 Pages) RENESAS

22 / 121 page

7643 Group

Rev.2.00

Aug 28, 2006

page 22 of 119

REJ03B0054-0200

Fig. 17 Structure of interrupt-related registers

Interrupt request register A (address 000216)

IREQA

USB function interrupt request bit

Reserved bit (Undefined at read, “0” at write)

INT0 interrupt request bit

INT1 interrupt request bit

DMAC0 interrupt request bit

DMAC1 interrupt request bit

UART receive buffer full interrupt request bit

UART transmit interrupt request bit

Interrupt polarity select register (address 001116)

IPOL

INT0 interrupt edge select bit

INT1 interrupt edge select bit

Reserved bits (“0” at read/write)

0 : Falling edge active

1 : Rising edge active

0 : Interrupts disabled

1 : Interrupts enabled

0 : No interrupt request issued

1 : Interrupt request issued

Interrupt request register B address (address 000316)

IREQB

UART summing error interrupt request bit

Reserved bit (Undefined at read, “0” at write)

Timer 1 interrupt request bit

Timer 2 interrupt request bit

0 : No interrupt request issued

1 : Interrupt request issued

Interrupt control register A (address 000516)

ICONA

USB function interrupt enable bit

Reserved bit (“0” at read/write)

INT0 interrupt enable bit

INT1 interrupt enable bit

DMAC0 interrupt enable bit

DMAC1 interrupt enable bit

UART receive buffer full interrupt enable bit

UART transmit interrupt enable bit

Interrupt request register C (address 000416)

IREQC

Timer 3 interrupt request bit

Reserved bit (Undefined at read, “0” at write)

Serial I/O interrupt request bit

Reserved bit (Undefined at read, “0” at write)

Key input interrupt request bit

Reserved bit (“0” at read/write)

0 : No interrupt request issued

1 : Interrupt request issued

Interrupt control register B (address 000616)

ICONB

UART summing error interrupt enable bit

Reserved bit (“0” at read/write)

Timer 1 interrupt enable bit

Timer 2 interrupt enable bit

0 : Interrupts disabled

1 : Interrupts enabled

Interrupt control register C (address 000716)

ICONC

Timer 3 interrupt enable bit

Reserved bit (“0” at read/write)

Serial I/O interrupt enable bit

Reserved bit (“0” at read/write)

Key input interrupt enable bit

Reserved bit (“0” at read/write)

0 : Interrupts disabled

1 : Interrupts enabled

00 00 00

7643 Datasheet(PDF) 22 Page - Renesas Technology Corp

7643 Datasheet(HTML) 22 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL