Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

H8/3021 Datasheet(PDF) 489 Page - Renesas Technology Corp

Part # H8/3021
Description  16-Bit Single-Chip Microcomputer
PDF  712 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8/3021 Datasheet(HTML) 489 Page - Renesas Technology Corp

Back Button H8/3021 Datasheet HTML 485Page - Renesas Technology Corp H8/3021 Datasheet HTML 486Page - Renesas Technology Corp H8/3021 Datasheet HTML 487Page - Renesas Technology Corp H8/3021 Datasheet HTML 488Page - Renesas Technology Corp H8/3021 Datasheet HTML 489Page - Renesas Technology Corp H8/3021 Datasheet HTML 490Page - Renesas Technology Corp H8/3021 Datasheet HTML 491Page - Renesas Technology Corp H8/3021 Datasheet HTML 492Page - Renesas Technology Corp H8/3021 Datasheet HTML 493Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 489 / 712 page
background image
15. ROM
Rev.2.00 Mar. 22, 2007 Page 465 of 684
REJ09B0352-0200
15.6.1
Boot Mode
When boot mode is used, the flash memory programming control program must be prepared in the
host beforehand. The SCI channel to be used is set to asynchronous mode.
When a reset-start is executed after the LSI’s pins have been set to boot mode, the boot program
built into the LSI is started and the programming control program prepared in the host is serially
transmitted to the LSI via the SCI. In the LSI, the programming control program received via the
SCI is written into the programming control program area in on-chip RAM. After the transfer is
completed, control branches to the start address (in mode 6, H'FFE710) of the user program area
and the programming control program execution state is entered (flash memory programming is
performed).
The transferred programming control program must therefore include coding that follows the
programming algorithm given later.
The system configuration in boot mode is shown in figure 15.6, and the boot mode execution
procedure in figure 15.7.
RXD1
TXD1
SCI1
LSI
Flash memory
Write data reception
Verify data transmission
Host
On-chip RAM
Figure 15.6 System Configuration in Boot Mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com