M38K09RFS datasheet(209/328 Pages) RENESAS

209 / 328 page

2.8 Watchdog timer

Rev.2.00

Oct 05, 2006

page 80 of 111

38K0 Group

REJ09B0337-0200

APPLICATION

Fig. 2.8.6 Control procedure

Fig. 2.8.5 Related registers setting

2.8.4 Notes on watchdog timer

qMake sure that the watchdog timer does not underflow while waiting Stop release, because the watchdog

timer keeps counting during that term.

qWhen the STP instruction disable bit has been set to “1”, it is impossible to switch it to “0” by a program.

CPUM

WDTCON

CPU mode register (address 3B16)

Processor mode: Single-chip mode

System clock: Main clock

System clock division ratio: f(system clock) (Through mode)

Watchdog timer H (for read-out of high-order 6 bits)

Watchdog timer control register (address 3916)

Enable STP instruction

Watchdog timer H count source: Watchdog timer L underflow

0 1

Initialization

SEI

CLT

CLD

CPUM (address 3B16)

← 11001X002

CLI

WDTCON (address 3916), bit7,bit6

002

RESET

Main processing

•Processor mode: Single-chip mode

•Main clock f(XIN): Operating

•Through mode selected as main clock division ratio

•Watchdog timer L underflow selected as Watchdog

timer H count source

•STP instruction enabled

•Interrupts enabled

•All interrupts disabled

M38K09RFS Datasheet(PDF) 209 Page - Renesas Technology Corp

M38K09RFS Datasheet(HTML) 209 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL