| Electronic Components Datasheet Search |
|
PCIMX258CJM4A Datasheet(PDF) 43 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
PCIMX258CJM4A Datasheet(HTML) 43 Page - Freescale Semiconductor, Inc |
|
43 / 144 page ![]() i.MX25 Applications Processor for Consumer and Industrial Products, Rev. 3 Freescale Semiconductor 43 Figure 9 and Figure 10 show write 1 and read sequence timing, respectively. Table 32 describes the timing parameters (OW7–OW8) that are shown in the figure. Figure 9. Write 1 Sequence Timing Diagram Figure 10. Read Sequence Timing Diagram 3.7.2 ATA Timing Parameters Table 33 shows parameters used to specify the ATA timing. These parameters depend on the implementation of the ATA interface on silicon, the bus buffer used, the cable delay and cable skew. Table 31. WR0 Sequence Timing Parameters ID Parameter Symbol Min. Typ. Max. Units OW5 Write 0 Low Time tWR0_low 60 100 120 μs OW6 Transmission Time Slot tSLOT OW5 117 120 μs Table 32. WR1 /RD Timing Parameters ID Parameter Symbol Min. Typ. Max. Units OW7 Write 1 / read low time tLOW1 15 15 μs OW8 Transmission time slot tSLOT 60 117 120 μs OW9 Release time tRELEASE 15 — 45 μs OW7 OW8 1-Wire bus (OWIRE_LINE) OW7 OW8 OW9 1-Wire bus (OWIRE_LINE) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |