| Electronic Components Datasheet Search |
|
MC9S08DN60F1CLF Datasheet(PDF) 129 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MC9S08DN60F1CLF Datasheet(HTML) 129 Page - Freescale Semiconductor, Inc |
|
129 / 356 page ![]() MC9S08DN60 Series Data Sheet, Rev 3 Freescale Semiconductor 129 Chapter 8 Multi-Purpose Clock Generator (S08MCGV1) 8.1 Introduction The multi-purpose clock generator (MCG) module provides several clock source choices for the MCU. The module contains a frequency-locked loop (FLL) and a phase-locked loop (PLL) that are controllable by either an internal or an external reference clock. The module can select either of the FLL or PLL clocks, or either of the internal or external reference clocks as a source for the MCU system clock. Whichever clock source is chosen, it is passed through a reduced bus divider which allows a lower output clock frequency to be derived. The MCG also controls an external oscillator (XOSC) for the use of a crystal or resonator as the external reference clock. All devices in the MC9S08DN60 Series feature the MCG module. NOTE Refer to Section 1.3, “System Clock Distribution,” for detailed view of the distribution clock sources throughout the chip. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |