Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

MC9S08DN60F1CLF Datasheet(PDF) 131 Page - Freescale Semiconductor, Inc

Part # MC9S08DN60F1CLF
Description  Microcontrollers
PDF  356 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MC9S08DN60F1CLF Datasheet(HTML) 131 Page - Freescale Semiconductor, Inc

Back Button MC9S08DN60F1CLF Datasheet HTML 127Page - Freescale Semiconductor, Inc MC9S08DN60F1CLF Datasheet HTML 128Page - Freescale Semiconductor, Inc MC9S08DN60F1CLF Datasheet HTML 129Page - Freescale Semiconductor, Inc MC9S08DN60F1CLF Datasheet HTML 130Page - Freescale Semiconductor, Inc MC9S08DN60F1CLF Datasheet HTML 131Page - Freescale Semiconductor, Inc MC9S08DN60F1CLF Datasheet HTML 132Page - Freescale Semiconductor, Inc MC9S08DN60F1CLF Datasheet HTML 133Page - Freescale Semiconductor, Inc MC9S08DN60F1CLF Datasheet HTML 134Page - Freescale Semiconductor, Inc MC9S08DN60F1CLF Datasheet HTML 135Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 131 / 356 page
background image
Chapter 8 Multi-Purpose Clock Generator (S08MCGV1)
MC9S08DN60 Series Data Sheet, Rev 3
Freescale Semiconductor
131
8.1.1
Features
Key features of the MCG module are:
•
Frequency-locked loop (FLL)
— 0.2% resolution using internal 32-kHz reference
— 2% deviation over voltage and temperature using internal 32-kHz reference
— Internal or external reference can be used to control the FLL
•
Phase-locked loop (PLL)
— Voltage-controlled oscillator (VCO)
— Modulo VCO frequency divider
— Phase/Frequency detector
— Integrated loop filter
— Lock detector with interrupt capability
•
Internal reference clock
— Nine trim bits for accuracy
— Can be selected as the clock source for the MCU
•
External reference clock
— Control for external oscillator
— Clock monitor with reset capability
— Can be selected as the clock source for the MCU
•
Reference divider is provided
•
Clock source selected can be divided down by 1, 2, 4, or 8
•
BDC clock (MCGLCLK) is provided as a constant divide by 2 of the DCO output whether in an
FLL or PLL mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com