PIC16C72-04SLASHSP datasheet(59/124 Pages) MICROCHIP

59 / 124 page

PIC16C72 Series

Preliminary

DS39016A-page 59

10.0

SPECIAL FEATURES OF THE

CPU

The PIC16C72 series has a host of such features

intended to maximize system reliability, minimize cost

through elimination of external components, provide

power saving operating modes and offer code protec-

tion. These are:

• Oscillator selection

• Reset

- Power-on Reset (POR)

- Power-up Timer (PWRT)

- Oscillator Start-up Timer (OST)

- Brown-out Reset (BOR)

• Interrupts

• Watchdog Timer (WDT)

• SLEEP

• Code protection

• ID locations

• In-Circuit Serial Programming™

The PIC16CXXX family has a Watchdog Timer which

can be shut off only through conﬁguration bits. It runs

off its own RC oscillator for added reliability. There are

two timers that offer necessary delays on power-up.

One is the Oscillator Start-up Timer (OST), intended to

keep the chip in reset until the crystal oscillator is sta-

ble. The other is the Power-up Timer (PWRT), which

provides a ﬁxed delay of 72 ms (nominal) on power-up

only, designed to keep the part in reset while the power

supply stabilizes. With these two timers on-chip, most

applications need no external reset circuitry.

SLEEP mode is designed to offer a very low current

power-down mode. The user can wake-up from SLEEP

through external reset, Watchdog Timer Wake-up, or

through an interrupt. Several oscillator options are also

made available to allow the part to ﬁt the application.

The RC oscillator option saves system cost while the

LP crystal option saves power. A set of conﬁguration

bits are used to select various options.

Additional information on special features is available in

the PICmicro™ Mid-Range MCU Family Reference

Manual, DS33023.

10.1

Conﬁguration Bits

The conﬁguration bits can be programmed (read as '0')

or left unprogrammed (read as '1') to select various

device conﬁgurations. These bits are mapped in pro-

gram memory location 2007h.

The user will note that address 2007h is beyond the

user program memory space. In fact, it belongs to the

special test/conﬁguration memory space (2000h -

3FFFh), which can be accessed only during program-

ming.

FIGURE 10-1: CONFIGURATION WORD FOR PIC16C72/R72

CP1

CP0

CP1

CP0

CP1

CP0

—

BODEN

CP1

CP0

PWRTE

WDTE

FOSC1

FOSC0

Address2007h

bit13

bit0

bit 13-8

CP1:CP0: Code Protection bits (2)

5-4:

= Code protection off

= Upper half of program memory code protected

= Upper 3/4th of program memory code protected

= All memory is code protected

bit 7:

Unimplemented: Read as '1'

bit 6:

BODEN: Brown-out Reset Enable bit (1)

1 = BOR enabled

0 = BOR disabled

bit 3:

PWRTE: Power-up Timer Enable bit (1)

1 = PWRT disabled

0 = PWRT enabled

bit 2:

WDTE: Watchdog Timer Enable bit

1 = WDT enabled

0 = WDT disabled

bit 1-0:

FOSC1:FOSC0: Oscillator Selection bits

= RC oscillator

= HS oscillator

= XT oscillator

= LP oscillator

Note 1:

Enabling Brown-out Reset automatically enables Power-up Timer (PWRT) regardless of the value of bit PWRTE.

Ensure the Power-up Timer is enabled anytime Brown-out Reset is enabled.

2: All of the CP1:CP0 pairs have to be given the same value to enable the code protection scheme listed.

PIC16C72-04/SP Datasheet(PDF) 59 Page - Microchip Technology

PIC16C72-04/SP Datasheet(HTML) 59 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL