Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

CP3SP33SMS/NOPB Datasheet(PDF) 146 Page - Texas Instruments

Part # CP3SP33SMS/NOPB
Description  Connectivity Processor with Cache, DSP, and Bluetooth짰, USB, and Dual CAN Interfaces
PDF  407 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

CP3SP33SMS/NOPB Datasheet(HTML) 146 Page - Texas Instruments

Back Button CP3SP33SMS/NOPB Datasheet HTML 142Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 143Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 144Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 145Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 146Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 147Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 148Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 149Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 150Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 146 / 407 page
background image
DS535
Endpoint Control
Packet
Encode/Decode
RAM Controller
CPU Interface
Interrupts
EP0
Control
- Host
USB
Transceiver
USB
RAM
Combine Endpoints
EP0
Control
- Function
EP1-3
Control
Transmit
Packet Encode
Rx
Buff
Tx
Buff
Rx
Buff
Tx
Buff
Packet Decode
Cycle Control
CRC Gen/Check
UTM
Synchronization
Data Sync
AHB Bus
HS Negotiation
Timers
HNP/SRP
Receive
Host
Transaction
Scheduler
Interrupt
Control
EP Reg.
Decoder
Common
Regs
Cycle
Control
FIFO
Decoder
CP3SP33
SNOSCW5 – MAY 2013
www.ti.com
Each endpoint pipe has its own FIFO buffer. Table 21-1 shows the size of each FIFO, which is the
maximum packet size which can be used with the corresponding endpoint pipe. In double-buffer mode,
the maximum packet size is reduced by a factor of two.
Table 21-1. Endpoint FIFO Buffer Size
ENDPOINT
DIRECTION
FIFO SIZE (bytes)
TRANSFER TYPE
0
Bidirectional
64
Control
1
Transmit
256
Isochronous
1
Receive
256
Isochronous
2
Transmit
64
Bulk/Interrupt
2
Receive
64
Bulk/Interrupt
3
Transmit
64
Bulk/Interrupt
3
Receive
64
Bulk/Interrupt
The USB controller provides all encoding, decoding, and checking needed for sending and receiving USB
packets. It interrupts the CPU only when endpoint data has been successfully transferred.
When acting as the host for point-to-point communications, the USB controller maintains a frame counter
and automatically schedules SOF, Isochronous, Interrupt, and Bulk transfers. It also includes support for
the SRP and HRP protocols for point-to-point communications, defined in the USB On-The-Go
specification.
Figure 21-1. USB Controller Block Diagram
21.1 Modes of Operation
The USB controller has two main modes of operation:
146
USB Controller
Copyright © 2013, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links :CP3SP33



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com