Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

CP3SP33SMS/NOPB Datasheet(PDF) 31 Page - Texas Instruments

Part # CP3SP33SMS/NOPB
Description  Connectivity Processor with Cache, DSP, and Bluetooth짰, USB, and Dual CAN Interfaces
PDF  407 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

CP3SP33SMS/NOPB Datasheet(HTML) 31 Page - Texas Instruments

Back Button CP3SP33SMS/NOPB Datasheet HTML 27Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 28Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 29Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 30Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 31Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 32Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 33Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 34Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 35Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 407 page
background image
CP3SP33
www.ti.com
SNOSCW5 – MAY 2013
8.1
Bus Arbiter Registers
The bus arbiter registers control and provide status for certain aspects of the bus arbiter. The bus arbiter
registers are listed in Table 8-2.
Table 8-2. Bus Arbiter Registers
NAME
ADDRESS
DESCRIPTION
MASTGP
FF F000h
Master Group Register
ARBALGO
FF F004h
Arbitration Algorithm Register
DFTMAST
FF F008h
Default Master Register
ARBCFGLK
FF F00ch
Arbiter Configuration Lock Register
8.1.1
Master Group Register (MASTGP)
The MASTGP register is a 32-bit, read/write register that selects the priority group for each potential bus
master. After reset, this register is clear.
31
6 5
4 3
2 1
0
Reserved
MAS4
MAS3
MAS2
MASn
The Master field selects the priority group for the corresponding potential bus master.
00 – Group A.
01 – Group B.
10 – Group C.
11 – Group D.
8.1.2
Arbitration Algorithm Register (ARBALGO)
The ARBALGO register is a 32-bit, read/write register that selects the arbitration policy used for each
priority group. A ter reset, this register is initialized to 0000 0001h.31
31
4
3
2
1
0
Reserved
GRD
GRC
GRB
GRA
GRn
The Group bit selects the arbitration policy for the corresponding group.
0 – Linear priority based on master number.
1 – Round-robin.
8.1.3
Default Master Register (DFTMAST)
The DFTMAST register is a 32-bit, read/write register that selects the master number of the default bus
master. After reset, this register is initialized to 0000 0002h.
31
4 3
0
Reserved
DFTMAST
DFTMAST
The Default Master field specifies the master number. There are two defined values:
2h – CPU.
3h – CPU DMA controller.
Copyright © 2013, Texas Instruments Incorporated
CPU Core Bus Arbitration
31
Submit Documentation Feedback
Product Folder Links :CP3SP33



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com