TMS320DM814X datasheet(182/376 Pages) TI1

182 / 376 page

TMS320DM8148, TMS320DM8147

SPRS647E – MARCH 2011 – REVISED DECEMBER 2013

www.ti.com

Table 7-2. Core Logic Voltage Domains and Supply Pin Associations

CORE LOGIC

SUPPLY PIN NAME

VOLTAGE DOMAIN

ARM_L

CVDD_ARM

CORE_L

CVDD

DSP_L

CVDD_DSP

HDVICP_L

CVDD_HDVICP

Note: A regulated supply voltage must be supplied to each Core Logic Voltage Domain at all times,

regardless of the Core Logic Power Domain states.

7.2.1.2

Memory Voltage Domains

The SRAM within each Device Module is assigned to one of four Memory Voltage Domains. The voltage

of each Memory Voltage Domain is independently controlled by internal LDO regulators, which are

supplied by the VDDA_1P8 pins.

The voltage level output by each of these LDO regulators is controlled through software by programming

the RAMLDO_CTRLx registers in the Control Module. The Memory Voltage Domain voltage must be

programmed based on the Core Logic Voltage Domain voltage for that domain (that is, the corresponding

Core Logic Voltage Domain for the ARM_M Voltage Domain is ARM_C, and so on). Table 7-3 shows the

Memory Voltage Domain voltage requirements.

Table 7-3. Memory Voltage Domain LDO Requirements

CORE LOGIC VOLTAGE

MEMORY VOLTAGE DOMAIN

DOMAIN VOLTAGE (V)

VOLTAGE (V)

0.83 – 1.20

1.20

7.2.1.3

Power Domains

The device contains six Power Domains which supply power to both the Core Logic and SRAM within their

associated modules. Each Power Domain, except for the ALWAYS ON domain, has an internal power

switch that can completely remove power from that domain. All power switches are turned "OFF" by

default after reset, and software can individually turn them "ON/OFF" via Control Module registers.

Note: All Modules within a Power Domain are unavailable when the domain is powered "OFF". For

instructions on powering "ON/OFF" the Power domains, see the Power, Reset, and Clock Management

(PRCM) Module chapter of the TMS320DM814x DaVinci Digital Media Processors Technical Reference

Manual (Literature Number: SPRUGZ8).

7.2.2

SmartReflex [Not Supported]

The device contains SmartReflex modules that help to minimize power consumption on the Core Logic

Voltage Domains by using external variable-voltage power supplies. Based on the device process,

temperature, and desired performance, the SmartReflex modules advise the host processor to raise or

lower the supply voltage to each domain for minimal power consumption.

The communication link between the host processor and the external regulators is a system-level decision

and can be accomplished using GPIOs, I2C, SPI, or other methods. The following sections briefly

describe the two major techniques employed by SmartReflex: Dynamic Voltage Frequency Scaling

(DVFS) and Adaptive Voltage Scaling (AVS).

182

Power, Reset, Clocking, and Interrupts

Submit Documentation Feedback

Product Folder Links: TMS320DM8148 TMS320DM8147

TMS320DM814x Datasheet(PDF) 182 Page - Texas Instruments

TMS320DM814x Datasheet(HTML) 182 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL