TMS320DM814X datasheet(184/376 Pages) TI1

184 / 376 page

TMS320DM8148, TMS320DM8147

SPRS647E – MARCH 2011 – REVISED DECEMBER 2013

www.ti.com

All SRAM located in a switchable power domain (all domains except ALWAYS_ON) automatically enters

SHUTDOWN mode whenever its associated power domain goes into the "OFF" state. The SRAM returns

to the ACTIVE state when the corresponding Power Domain returns to the "ON" state.

In addition, the following SRAM within the ALWAYS_ON Power Domain can also be independently put

into SHUTDOWN by programming the x_MEM_PWRDN registers in the Control Module:

•

Media Controller SRAM

•

OCMC SRAM

For detailed instructions on powering up/down the various device SRAM, see the Control Module chapter

of the TMS320DM814x DaVinci Digital Media Processors Technical Reference Manual (Literature

Number: SPRUGZ8).

7.2.4

SERDES_CLKP and SERDES_CLKN LDO

The SERDES_CLKP and SERDES_CLKN input buffers are powered by an internal LDO which is

programmed through the REFCLK_LJCBLDO_CTRL register in the Control Module.

For more information on programming the SERDES_CLKP and SERDES_CLKN LDO, see PCI Express

(PCIe) Module and Serial ATA (SATA) Controller chapters of the TMS320DM814x DaVinci Digital Media

Processors Technical Reference Manual (Literature Number: SPRUGZ8).

7.2.5

Dual Voltage I/Os

The device supports dual voltages on some of its I/Os. These I/Os are partitioned into the following

groups, and each group has its own dedicated supply pins: DVDD, DVDD_GPMC, DVDD_C, and

DVDD_SD. The supply voltage for each group can be independently powered with either 1.8 V or 3.3 V.

For the mapping between pins and power groups, see Section 3.2, Terminal Functions of the datasheet.

In addition, the I/O voltage on each DDR interface is independently selectable between either 1.5 V or 1.8

V to support various DDR device types. The I/O supplies for each DDR interface are separate and isolated

to allow populating different memory types on each interface.

7.2.6

I/O Power-Down Modes

On the device, there are power-down modes available for the following PHYs:

•

Video DAC

•

DDR

•

USB

•

HDMI

•

PCIE

•

SATA

When a PHY controller is in a power domain that is to be turned "OFF", software must configure the

corresponding PHY into power-down mode, prior to putting the power domain in the "OFF" state.

184

Power, Reset, Clocking, and Interrupts

Submit Documentation Feedback

Product Folder Links: TMS320DM8148 TMS320DM8147

TMS320DM814x Datasheet(PDF) 184 Page - Texas Instruments

TMS320DM814x Datasheet(HTML) 184 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL