Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

M38B53M4-059FP Datasheet(PDF) 13 Page - Mitsubishi Electric Semiconductor

Part # M38B53M4-059FP
Description  8-BIT SINGLE-CHIP MICROCOMPUTER
PDF  355 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MITSUBISHI [Mitsubishi Electric Semiconductor]
Direct Link  http://www.mitsubishichips.com
Logo MITSUBISHI - Mitsubishi Electric Semiconductor

M38B53M4-059FP Datasheet(HTML) 13 Page - Mitsubishi Electric Semiconductor

Back Button M38B53M4-059FP Datasheet HTML 9Page - Mitsubishi Electric Semiconductor M38B53M4-059FP Datasheet HTML 10Page - Mitsubishi Electric Semiconductor M38B53M4-059FP Datasheet HTML 11Page - Mitsubishi Electric Semiconductor M38B53M4-059FP Datasheet HTML 12Page - Mitsubishi Electric Semiconductor M38B53M4-059FP Datasheet HTML 13Page - Mitsubishi Electric Semiconductor M38B53M4-059FP Datasheet HTML 14Page - Mitsubishi Electric Semiconductor M38B53M4-059FP Datasheet HTML 15Page - Mitsubishi Electric Semiconductor M38B53M4-059FP Datasheet HTML 16Page - Mitsubishi Electric Semiconductor M38B53M4-059FP Datasheet HTML 17Page - Mitsubishi Electric Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 355 page
background image
vi
38B5 Group User’s Manual
List of figures
Fig. 2.7.8 Function block diagram ........................................................................................... 2-140
Fig. 2.7.9 Timing chart of data determination ........................................................................ 2-140
Fig. 2.7.10 Setting of relevant registers ................................................................................. 2-141
Fig. 2.7.11 Control procedure ................................................................................................... 2-142
Fig. 2.7.12 Reception of remote-control data (timer 2 interrupt) ........................................ 2-143
Fig. 2.8.1 Memory assignment of watchdog timer relevant register ................................... 2-144
Fig. 2.8.2 Structure of watchdog timer control register ........................................................ 2-144
Fig. 2.8.3 Connection of watchdog timer and setting of division ratio ............................... 2-145
Fig. 2.8.4 Setting of relevant registers ................................................................................... 2-145
Fig. 2.8.5 Control procedure ..................................................................................................... 2-146
Fig. 2.9.1 Memory assignment of buzzer output circuit relevant register .......................... 2-147
Fig. 2.9.2 Structure of buzzer output control register ........................................................... 2-147
Fig. 2.9.3 Connection of buzzer output circuit and setting of division ratio ...................... 2-148
Fig. 2.9.4 Setting of relevant register ..................................................................................... 2-148
Fig. 2.9.5 Control procedure ..................................................................................................... 2-148
Fig. 2.10.1 Example of power-on reset circuit ....................................................................... 2-149
Fig. 2.10.2 RAM backup system example .............................................................................. 2-149
Fig. 2.11.1 Structure of CPU mode register .......................................................................... 2-151
Fig. 2.11.2 Connection diagram ............................................................................................... 2-152
Fig. 2.11.3 Status transition diagram during power failure .................................................. 2-152
Fig. 2.11.4 Setting of relevant registers ................................................................................. 2-153
Fig. 2.11.5 Control procedure ................................................................................................... 2-154
Fig. 2.11.6 Structure of clock counter ..................................................................................... 2-155
Fig. 2.11.7 Initial setting of relevant registers ....................................................................... 2-156
Fig. 2.11.8 Setting of relevant registers after detecting power failure ............................... 2-157
Fig. 2.11.9 Control procedure ................................................................................................... 2-158
CHAPTER 3 APPENDIX
Fig. 3.1.1 Circuit for measuring output switching characteristics ............................................ 3-6
Fig. 3.1.2 Timing diagram ............................................................................................................. 3-7
Fig. 3.2.1 Power source current standard characteristics ........................................................ 3-8
Fig. 3.2.2 Power source current standard characteristics (in wait mode) ............................. 3-8
Fig. 3.2.3 High-breakdown P-channel open-drain output port characteristics (25 °C) ......... 3-9
Fig. 3.2.4 High-breakdown P-channel open-drain output port characteristics (90 °C) ......... 3-9
Fig. 3.2.5 CMOS output port P-channel side characteristics (25 °C) .................................. 3-10
Fig. 3.2.6 CMOS output port P-channel side characteristics (90 °C) .................................. 3-10
Fig. 3.2.7 CMOS output port N-channel side characteristics (25 °C) .................................. 3-11
Fig. 3.2.8 CMOS output port N-channel side characteristics (90 °C) .................................. 3-11
Fig. 3.2.9 N-channel open-drain output port characteristics (25 °C) .................................... 3-12
Fig. 3.2.10 N-channel open-drain output port characteristics (90 °C) .................................. 3-12
Fig. 3.2.11 A-D conversion standard characteristics............................................................... 3-13
Fig. 3.3.1 Sequence of switch detection edge ......................................................................... 3-14
Fig. 3.3.2 Sequence of check of interrupt request bit ............................................................ 3-14
Fig. 3.3.3 Structure of interrupt control register 2 .................................................................. 3-15
Fig. 3.3.4 Sequence of setting serial I/O2 control register again ......................................... 3-18
Fig. 3.3.5 PWM output ................................................................................................................ 3-19
Fig. 3.3.6 Initialization of processor status register ................................................................ 3-22
Fig. 3.3.7 Sequence of PLP instruction execution .................................................................. 3-22
Fig. 3.3.8 Stack memory contents after PHP instruction execution ..................................... 3-22



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com