 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
M38B53M4-059FP Datasheet(PDF) 171 Page - Mitsubishi Electric Semiconductor |
|
|
|||||||||||||||||||||||||||||
M38B53M4-059FP Datasheet(HTML) 171 Page - Mitsubishi Electric Semiconductor |
|
|
171 / 355 page  2-83 38B5 Group User’s Manual APPLICATION 2.4 FLD controller Fig. 2.4.1 Memory assignment of FLD controller relevant registers 2.4 FLD controller This paragraph describes the setting method of FLD controller relevant registers, notes etc. 2.4.1 Memory assignment P1FLDRAM write disable register (P1FLDRAM) P3FLDRAM write disable register (P3FLDRAM) FLDC mode register (FLDM) Interrupt control register 2 (ICON2) Interrupt request register 2 (IREQ2) Tdisp time set register (TDISP) Toff1 time set register (TOFF1) Toff2 time set register (TOFF2) FLD data pointer (FLDDP) 0EF416 0EF316 0EF216 003F16 003D16 Address 0EF516 0EF616 0EF716 0EF816 0EF916 0EFA16 0EFB16 Port P0FLD/port switch register (P0FPR) Port P2FLD/port switch register (P2FPR) Port P8FLD/port switch register (P8FPR) 0EFC16 Port P8FLD output control register (P8FLDCON) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
New Zealand ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
