| Electronic Components Datasheet Search |
|
TMS320DM814X Datasheet(PDF) 236 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TMS320DM814X Datasheet(HTML) 236 Page - Texas Instruments |
|
236 / 377 page ![]() TMS320DM8148, TMS320DM8147 SPRS647E – MARCH 2011 – REVISED DECEMBER 2013 www.ti.com 8.6 Ethernet MAC Switch (EMAC SW) The EMAC SW controls the flow of packet data between the device and two external Ethernet PHYs, with hardware flow control and quality-of-service (QOS) support. The EMAC SW contains a 3-port gigabit switch, where one port is internally connected and the other two ports are brought out externally. Each of the external EMAC ports supports 10Base-T (10 Mbits/second [Mbps]), and 100BaseTX (100 Mbps), in either half- or full-duplex mode, and 1000BaseT (1000 Mbps) in full-duplex mode. The EMAC SW controls the flow of packet data from the device to the external PHYs. The EMAC0/1 ports on the device support four interface modes: Media Independent Interface (MII), Gigabit Media Independent Interface (GMII), Reduced Media Independent Interface (RMII) and Reduced Gigabit Media Independent Interface (RGMII). In addition, a single MDIO interface is pinned out to control the PHY configuration and status monitoring. Multiple external PHYs can be controlled by the MDIO interface. The EMAC SW module conforms to the IEEE 802.3-2002 standard, describing the “Carrier Sense Multiple Access with Collision Detection (CSMA/CD) Access Method and Physical Layer” specifications. The IEEE 802.3 standard has also been adopted by ISO/IEC and re-designated as ISO/IEC 8802-3:2000(E). Deviating from this standard, the EMAC SW module does not use the Transmit Coding Error signal MTXER. Instead of driving the error pin when an underflow condition occurs on a transmitted frame, the EMAC SW will intentionally generate an incorrect checksum by inverting the frame CRC, so that the transmitted frame will be detected as an error by the network. In addition, the EMAC SW I/Os operate at 3.3 V and are not compatible with 2.5-V I/O signaling. Therefore, only Ethernet PHYs with 3.3-V I/O interface should be used. In networking systems, packet transmission and reception are critical tasks. The communications port programming interface (CPPI) protocol maximizes the efficiency of interaction between the host software and communications modules. The CPPI block contains 2048 words of 32-bit buffer descriptor memory that holds up to 512 buffer descriptors. For more detailed information on the EMAC SW module, see the 3PSW Ethernet Subsystem chapter of the TMS320DM814x DaVinci Digital Media Processors Technical Reference Manual (Literature Number: SPRUGZ8). 8.6.1 EMAC Peripheral Register Descriptions Table 8-14. Ethernet MAC Switch Registers ARM/L3 MASTERS EMAC HEX ACRONYM REGISTER NAME ADDRESS RANGE 0x4A10 0000 CPSW_ID_VER CPSW ID Version Register 0x4A10 0004 CPSW_CONTROL CPSW Switch Control Register 0x4A10 0008 CPSW_SOFT_RESET CPSW Soft Reset Register 0x4A10 000C CPSW_STAT_PORT_EN CPSW Statistics Port Enable Register 0x4A10 0010 CPSW_PTYPE CPSW Transmit Priority Type Register 0x4A10 0014 CPSW_SOFT_IDLE CPSW Software Idle 0x4A10 0018 CPSW_THRU_RATE CPSW Throughput Rate 0x4A10 001C CPSW_GAP_THRESH CPSW CPGMAC_SL Short Gap Threshold 0x4A10 0020 CPSW_TX_START_WDS CPSW Transmit Start Words 0x4A10 0024 CPSW_FLOW_CONTROL CPSW Flow Control 0x4A10 0028 P0_MAX_BLKS CPSW Port 0 Maximum FIFO Blocks Register 0x4A10 002C P0_BLK_CNT CPSW Port 0 FIFO Block Usage Count Register (Read Only) 0x4A10 0030 P0_TX_IN_CTL CPSW Port 0 Transmit FIFO Control 0x4A10 0034 P0_PORT_VLAN CPSW Port 0 VLAN Register 0x4A10 0038 P0_TX_PRI_MAP CPSW Port 0 Tx Header Priority to Switch Priority Mapping Register 236 Peripheral Information and Timings Copyright © 2011–2013, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320DM8148 TMS320DM8147 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |