| Electronic Components Datasheet Search |
|
NM1482KSLAXCL Datasheet(PDF) 43 Page - Nanya Technology Corporation. |
|
|
|||||||||||||||||||||||||||||
NM1482KSLAXCL Datasheet(HTML) 43 Page - Nanya Technology Corporation. |
|
43 / 121 page ![]() Version 1.6 43 Nanya Technology Corp. 05/2018 All Rights Reserved. © 4Gb SLC NAND + 2Gb LPDDR2 NM148(F)2KSLAXCL/NM1482NSLAXCL NTC Proprietary Level: Property Auto Block Erase The Auto Blo ck Erase operation starts on the rising edge of WE after the Erase Start command “D0h” which follows the Erase Setup command “60h”. This two-cycle process for Erase operations acts as an extra layer of protection from accidental erasure of data due to external noise. The device automatically executes the Erase and Verify operations. Multi Block Erase The Multi Block Erase operation starts by selecting two block addresses before D0h command as in below diagram. The device automatically executes the Erase and Verify operations and the result can be monitored by checking the status by 71h status read command. For details on 71h status read command, refer to section “ Multi Page Program with Data Cache”. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |