STA450A datasheet(24/66 Pages) STMICROELECTRONICS

24 / 66 page

STA450A

24/66

HOST_STARTUP

Address

: 0x4D

Type

: R/W

Software Reset

: NA

Hardware Reset

: NA

Description

Writing 0x01 in this register enables the STA450A sw to leave the wait mode and to start normal process.

Using this register is also possible select special mode for silicon evaluation

Before to set this register is mandatory to program the system PLL , the Audio Fractional PLL and to

configure the PCM output format according to the application DAC.

HOST_Pcmdiv

Address

: 0x4E

Type

: R/W

Software Reset

: NA

Hardware Reset

: NA

Description

This register is red by STA450A before to leave the wait mode.

The SCLK signal is derived from the clock PCMCLK.

HOST_pcmdiv = (0_FAC/64) -1 in 16 bit mode

HOST_pcmdiv = (0_FAC/128) -1 in 18/20/24 bit mode

If Pcm_div is set to 0, the SCLK frequency is equal to the PCMCLK frequency.

HOST_Pcmcnf

Address

: 0x4F

Type

: R/W

Software Reset

: NA

Hardware Reset

: NA

Description

This register is red by STA450A before to leave the wait mode.

Pcm_prec

Bit [1:0]

00: 16 bits mode.

01: 18 bits mode

10: 20 bits mode

11: 24 bits mode

7654

3210

7654

3210

7654

3210

STA450A Datasheet(PDF) 24 Page - STMicroelectronics

STA450A Datasheet(HTML) 24 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

Datasheet Download

Link URL