Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

MPC5675KFF0VMS2R Datasheet(PDF) 110 Page - NXP Semiconductors

Part # MPC5675KFF0VMS2R
Description  MPC5675K Microcontroller
PDF  147 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

MPC5675KFF0VMS2R Datasheet(HTML) 110 Page - NXP Semiconductors

Back Button MPC5675KFF0VMS2R Datasheet HTML 106Page - NXP Semiconductors MPC5675KFF0VMS2R Datasheet HTML 107Page - NXP Semiconductors MPC5675KFF0VMS2R Datasheet HTML 108Page - NXP Semiconductors MPC5675KFF0VMS2R Datasheet HTML 109Page - NXP Semiconductors MPC5675KFF0VMS2R Datasheet HTML 110Page - NXP Semiconductors MPC5675KFF0VMS2R Datasheet HTML 111Page - NXP Semiconductors MPC5675KFF0VMS2R Datasheet HTML 112Page - NXP Semiconductors MPC5675KFF0VMS2R Datasheet HTML 113Page - NXP Semiconductors MPC5675KFF0VMS2R Datasheet HTML 114Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 110 / 147 page
background image
MPC5675K Microcontroller Data Sheet, Rev. 9
Electrical characteristics
NXP Semiconductors
110
Figure 25. DDR AC test load
3.22.2
IEEE 1149.1 (JTAG) interface timing
3.22.2.1
Standard interface timing
3.22.2.2
Interface timing for Full Cycle mode
Table 62. JTAG pin AC electrical characteristics
No.
Symbol
Parameter
Conditions
Min Max Unit
1tJCYC
D
TCK cycle time 1
1 f
TCK =1/tTCK. fTCK must not exceed 1/4 the frequency of the system clock (SYS_CLK).
—60
—
ns
2tJDC
D
TCK clock pulse width (measured at VDDE/2)
—
40
60
%
3tTCKRISE
D
TCK rise and fall times (40%–70%)
—
—
3
ns
4tTMSS, tTDIS D TMS, TDI data setup time
—
12
—
ns
5tTMSH, tTDIH D TMS, TDI data hold time
—
6
—
ns
6tTDOV
D
TCK low to TDO data valid
—
—
18
ns
7tTDOI
D
TCK low to TDO data invalid
—
6
—
ns
8tTDOHZ
D
TCK low to TDO high impedance
—
—
18
ns
9tBSDV
D
TCK falling edge to output valid (BSR)
—
—
14
ns
10
tBSDVZ
D
TCK falling edge to output valid out of high impedance
(BSR)
——
15
ns
11
tBSDHZ
D
TCK falling edge to output high impedance (BSR)
—
—
10
ns
12
tBSDST
D
Boundary scan input valid to TCK rising edge
—
15
—
ns
13
tBSDHT
D
TCK rising edge to boundary scan input invalid
—
2
—
ns
Table 63. JTAG pin Full Cycle mode AC electrical characteristics
No.
Symbol
Parameter
Conditions
Min Max Unit
1tJCYC
D
TCK cycle time 1
—40
—
ns
2tJDC
D
TCK clock pulse width (measured at VDDE/2)
—
40
60
%
3tTCKRISE
D
TCK rise and fall times (40%–70%)
—
—
3
ns
4tTMSS, tTDIS D TMS, TDI data setup time
—
12
—
ns
5tTMSH, tTDIH D TMS, TDI data hold time
—
6
—
ns
6tTDOV
D
TCK low to TDO data valid
—
—
18
ns
7tTDOI
D
TCK low to TDO data invalid
—
6
—
ns
Output
Z0 =50 Ω
RL = 50 Ω
VDD_MEM_IO/2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com