Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

MPC8308CVMADDA Datasheet(PDF) 19 Page - NXP Semiconductors

Part # MPC8308CVMADDA
Description  MPC8308 PowerQUICC II Pro Processor Hardware Specification
PDF  95 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

MPC8308CVMADDA Datasheet(HTML) 19 Page - NXP Semiconductors

Back Button MPC8308CVMADDA Datasheet HTML 15Page - NXP Semiconductors MPC8308CVMADDA Datasheet HTML 16Page - NXP Semiconductors MPC8308CVMADDA Datasheet HTML 17Page - NXP Semiconductors MPC8308CVMADDA Datasheet HTML 18Page - NXP Semiconductors MPC8308CVMADDA Datasheet HTML 19Page - NXP Semiconductors MPC8308CVMADDA Datasheet HTML 20Page - NXP Semiconductors MPC8308CVMADDA Datasheet HTML 21Page - NXP Semiconductors MPC8308CVMADDA Datasheet HTML 22Page - NXP Semiconductors MPC8308CVMADDA Datasheet HTML 23Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 95 page
background image
MPC8308 PowerQUICC II Pro Processor Hardware Specification, Rev. 4
Freescale Semiconductor
19
Ethernet: Three-Speed Ethernet, MII management
Clock cycle duration 3
tRGT
7.2
8.0
8.8
ns
Duty cycle for 1000Base-T 4, 5
tRGTH/tRGT
45
50
55
%
Duty cycle for 10BASE-T and 100BASE-TX 3, 5
tRGTH/tRGT
40
50
60
%
Rise time (20%–80%)
tRGTR
—
—
0.75
ns
Fall time (20%–80%)
tRGTF
—
—
0.75
ns
GTX_CLK125 reference clock period
tG12
6
—8.0
—
ns
GTX_CLK125 reference clock duty cycle
tG125H/tG125
47
—
53
%
Notes:
1. In general, the clock reference symbol representation for this section is based on the symbols RGT to represent RGMII timing.
For example, the subscript of tRGT represents the RGMII receive (RX) clock. Note also that the notation for rise (R) and fall
(F) times follows the clock symbol that is being represented. For symbols representing skews, the subscript is skew (SK)
followed by the clock that is being skewed (RGT).
2. This implies that PC board design requires clocks to be routed such that an additional trace delay of greater than 1.5 ns is
added to the associated clock signal.
3. For 10 and 100 Mbps, tRGT scales to 400 ns ± 40 ns and 40 ns ± 4 ns, respectively.
4. Duty cycle may be stretched/shrunk during speed changes or while transitioning to a received packet's clock domains as long
as the minimum duty cycle is not violated and stretching occurs for no more than three tRGT of the lowest speed transitioned
between.
5. Duty cycle reference is 0.5*LVDD
6. This symbol is used to represent the external GTX_CLK125 and does not follow the original symbol naming convention.
Table 25. RGMII AC Timing Specifications (continued)
At recommended operating conditions with LVDD of 2.5 V ± 5%.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com