MPC8308CVMADDA datasheet(77/95 Pages) NXP

77 / 95 page

MPC8308 PowerQUICC II Pro Processor Hardware Specification, Rev. 4

Freescale Semiconductor

System Design Information

23 System Design Information

This section provides electrical and thermal design recommendations for successful application of the

device

23.1

System Clocking

The device includes two PLLs.

1. The platform PLL generates the platform clock from the externally supplied SYS_CLK_IN input.

The frequency ratio between the platform and SYS_CLK_IN is selected using the platform PLL

ratio configuration bits as described in Section 21.2, “System PLL Configuration.”

2. The e300 core PLL generates the core clock as a slave to the platform clock. The frequency ratio

between the e300 core clock and the platform clock is selected using the e300 PLL ratio

configuration bits as described in Section 21.3, “Core PLL Configuration.”

23.2

PLL Power Supply Filtering

Each of the PLLs listed above is provided with power through independent power supply pins (AVDD1 for

core PLL and AVDD2 for the platform PLL). The AVDD level should always be equivalent to VDD, and

preferably these voltages are derived directly from VDD through a low pass filter scheme such as the

following.

There are a number of ways to reliably provide power to the PLLs, but the recommended solution is to

provide independent filter circuits as illustrated in Figure 54, one to each of the two AVDD pins. By

providing independent filters to each PLL the opportunity to cause noise injection from one PLL to the

other is reduced.

This circuit is intended to filter noise in the PLLs’ resonant frequency range from a 500 kHz to 10 MHz

range. It should be built with surface mount capacitors with minimum effective series inductance (ESL).

Consistent with the recommendations of Dr. Howard Johnson in High Speed Digital Design: A Handbook

of Black Magic (Prentice Hall, 1993), multiple small capacitors of equal value are recommended over a

single large value capacitor.

Each circuit should be placed as close as possible to the specific AVDD pin being supplied to minimize

noise coupled from nearby circuits. It should be possible to route directly from the capacitors to the AVDD

pin, which is on the periphery of package, without the inductance of vias.

This figure shows the PLL power supply filter circuits.

Figure 54. PLL Power Supply Filter Circuit

VDD

AVDD1 and AVDD2

2.2 µF

Low ESL Surface Mount Capacitors



MPC8308CVMADDA Datasheet(PDF) 77 Page - NXP Semiconductors