| Electronic Components Datasheet Search |
|
NRF9160-SIBA-R Datasheet(PDF) 21 Page - Nordic Semiconductor |
|
|
|||||||||||||||||||||||||||||
NRF9160-SIBA-R Datasheet(HTML) 21 Page - Nordic Semiconductor |
|
21 / 400 page ![]() Application core Option / Module Description Implemented Core options NVIC Nested vectored interrupt controller PRIORITIES Priority bits 3 WIC Wake-up interrupt controller NO Endianness Memory system endianness Little endian DWT Data watchpoint and trace YES Modules MPU_NS Number of non-secure memory protection unit (MPU) regions 16 MPU_S Number of secure MPU regions 16 SAU Number of security attribution unit (SAU) regions 0, see SPU for more information about secure regions. FPU Floating-point unit YES DSP Digital signal processing extension YES ARMv8-M TrustZone ARMv8-M security extensions YES CPIF Co-processor interface NO ETM Embedded trace macrocell YES ITM Instrumentation trace macrocell YES MTB Micro trace buffer NO CTI Cross trigger interface YES BPU Breakpoint unit YES HTM AMBA AHB trace macrocell NO 4.1.2 Electrical specification 4.1.2.1 CPU performance The CPU clock speed is 64 MHz. Current and efficiency data is taken when in System ON and the CPU is executing the CoreMark benchmark. It includes power regulator and clock base currents. All other blocks are IDLE. Symbol Description Min. Typ. Max. Units WFLASH CPU wait states, running from flash, cache disabled 0 4 WFLASHCACHE CPU wait states, running from flash, cache enabled 0 2 WRAM CPU wait states, running from RAM 0 CMFLASH CoreMark1, running from flash, cache enabled 243 CoreMark CMFLASH/MHz CoreMark per MHz, running from flash, cache enabled 3.79 CoreMark/ MHz CMFLASH/mA CoreMark per mA, running from flash, cache enabled, DC/ DC 110.45 CoreMark/ mA 4.2 Memory The application microcontroller has embedded 1024 kB flash and 256 kB RAM for application code and data storage. As illustrated in Memory layout on page 22, both CPU and EasyDMA are able to access RAM via the AHB multilayer interconnect. See AHB multilayer interconnect on page 47 and EasyDMA on page 45 for more information about AHB multilayer interconnect and EasyDMA respectively. The LTE modem can access all application MCU memory, but typically a small portion of RAM is dedicated to data exchange between application MCU and the modem baseband controller. 1 Using IAR compiler 4418_1315 v2.0 21 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |