NRF9160-SICA-R7 datasheet(268/400 Pages) NORDIC

268 / 400 page

Peripherals

• Feedback is sent to the master through specific bus error signals, if this is supported by the master.

If the master is a processor supporting ARM TrustZone for Cortex-M, a SecureFault exception will be

generated for security related errors.

• The PERIPHACCERR event will be triggered

6.15.5 Pin access control

Access to device pins can be controlled by the SPU. A pin can be declared as secure so that only secure

peripherals or secure code can access it. Pins declared as non-secure can be accessed by both secure and

non-secure peripherals or code.

The security attribute of each pin can be individually configured in SPU's GPIOPORT[n].PERM register.

When the secure attribute is set for a pin, only peripherals that have the secure attribute set will be able

to read the value of the pin or change it.

Peripherals can select the pin(s) they need access to through their PSEL register(s). If a peripheral has

its attribute set to non-secure, but one of its PSEL registers selects a pin with the attribute set to secure,

the SPU controlled logic will ensure that the pin selection is not propagated. In addition, the pin value

will always be read as zero, to prevent a non-secure peripheral from obtaining a value from a secure pin.

Whereas access to other pins with attribute set as non-secure will not be blocked.

Pins can be assigned to other domains than the application domain by changing the MCUSEL value in the

GPIO PIN_CNF[n] register. Domains that do not have a pin assigned to them can neither control that pin

nor read its status. Any pin configuration set in a domain that doesn't have ownership of that pin will not

take effect until the MCUSEL is updated to assign that pin to the domain. Within each domain, pin access

is controlled by that domain's local security configuration and peripheral PSEL registers. This is illustrated

in the following figure:

Note: The SPU setting will still count when the APP domain accesses its local GPIO peripheral, as

local registers are still writable even though MCUSEL is set to a different domain. Any changes in

the APP GPIO peripheral done to a GPIO controlled by another domain will not affect the GPIO pad

until MCUSEL is changed to APP.

Application MCU

control

logic

SPU.GPIOPORT[0].PERM

SPU.GPIOPORT[1].PERM

GPIO

P0.0

P0.31

P1.0

P1.n

EXTDOMAIN[n]

GPIO.PIN_CNF[n]

MCUSEL

MCU

selection

logic

Security

control unit

SPU

Security

control unit

PSEL.YYY

PSEL.XXX

Peripherals

PSEL.YYY

PSEL.XXX

Peripherals

Figure 85: Pin access for domains other than the application domain

6.15.6 DPPI access control

Access to DPPI channels can be restricted. A channel can be declared as secure so that only secure

peripherals can access it.

4418_1315 v2.0

268

NRF9160-SICA-R7 Datasheet(PDF) 268 Page - Nordic Semiconductor

NRF9160-SICA-R7 Datasheet(HTML) 268 Page - Nordic Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL