| Electronic Components Datasheet Search |
|
NRF9160-SICA-R7 Datasheet(PDF) 291 Page - Nordic Semiconductor |
|
|
|||||||||||||||||||||||||||||
NRF9160-SICA-R7 Datasheet(HTML) 291 Page - Nordic Semiconductor |
|
291 / 400 page ![]() Peripherals SDA RXD-1 TXD+1 EasyDMA EasyDMA RXD.PTR TXD.PTR buffer[0] buffer[1] buffer[RXD.MAXCNT-1] RAM buffer[0] buffer[1] buffer[TXD.MAXCNT-1] Pin PSEL.SDA GPIO PSEL.SCL Pin TWIM TXD buffer RXD buffer SCL Figure 89: TWI master with EasyDMA A typical TWI setup consists of one master and one or more slaves. For an example, see the following figure. This TWIM is only able to operate as a single master on the TWI bus. Multi-master bus configuration is not supported. TWI master (TWIM) TWI slave (Sensor) Address = b1011000 TWI slave Address = b1011011 TWI slave (EEPROM) Address = b1011001 R VDD R VDD SCL SDA SCL SDA SCL SDA SDA SCL Figure 90: A typical TWI setup comprising one master and three slaves This TWI master supports clock stretching performed by the slaves. The SCK pulse following a stretched clock cycle may be shorter than specified by the I2C specification. The TWI master is started by triggering the STARTTX or STARTRX tasks, and stopped by triggering the STOP task. The TWI master will generate a STOPPED event when it has stopped following a STOP task. After the TWI master is started, the STARTTX or STARTRX tasks should not be triggered again until the TWI master has issued a LASTRX, LASTTX, or STOPPED event. The TWI master can be suspended using the SUSPEND task, this can be used when using the TWI master in a low priority interrupt context. When the TWIM enters suspend state, will automatically issue a SUSPENDED event while performing a continuous clock stretching until it is instructed to resume operation via a RESUME task. The TWI master cannot be stopped while it is suspended, thus the STOP task has to be issued after the TWI master has been resumed. Note: Any ongoing byte transfer will be allowed to complete before the suspend is enforced. A SUSPEND task has no effect unless the TWI master is actively involved in a transfer. If a NACK is clocked in from the slave, the TWI master will generate an ERROR event. 4418_1315 v2.0 291 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |