Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

STM32U5A5QJ Datasheet(PDF) 341 Page - STMicroelectronics

Part # STM32U5A5QJ
Description  Ultra-low-power Arm® Cortex®-M33 32-bit MCUTrustZone®FPU,240 DMIPS, 4 MB Flash, 2.5 MB SRAM, LTDC, MIPI® DSI, crypto
PDF  382 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32U5A5QJ Datasheet(HTML) 341 Page - STMicroelectronics

Back Button STM32U5A5QJ Datasheet HTML 337Page - STMicroelectronics STM32U5A5QJ Datasheet HTML 338Page - STMicroelectronics STM32U5A5QJ Datasheet HTML 339Page - STMicroelectronics STM32U5A5QJ Datasheet HTML 340Page - STMicroelectronics STM32U5A5QJ Datasheet HTML 341Page - STMicroelectronics STM32U5A5QJ Datasheet HTML 342Page - STMicroelectronics STM32U5A5QJ Datasheet HTML 343Page - STMicroelectronics STM32U5A5QJ Datasheet HTML 344Page - STMicroelectronics STM32U5A5QJ Datasheet HTML 345Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 341 / 382 page
background image
DS13543 Rev 1
341/382
STM32U5Axxx
Electrical characteristics
348
Figure 78. SPI timing diagram - slave mode and CPHA = 0
tdis(SO)
Data output disable
time
Slave mode
9
10
16
ns
tv(SO)
Data output valid time
Slave mode, 2.7 V ≤ VDDIOX ≤ 3.6 V,
voltage range 1
-11.5
14
Slave mode, 1.71 V ≤ VDDIOX < 2.7 V,
voltage range 1
-11.5
13.5
or 20(4)
Slave mode, 1.71 V ≤ VDDIOX ≤ 3.6 V,
voltage range 4
-17
19.5
or 27(4)
Slave mode,
1.08 V ≤ VDDIO2 ≤ 1.32 V(5)
-23
25
tv(MO)
Data output valid time
Master mode
-
2.5
3 or 9.5(7)
or 12.5(8)
ns
th(SO)
Data output hold time
Slave mode, 1.71 V ≤ VDDIOX ≤ 3.6 V
7
-
-
Slave mode,
1.08 V ≤ VDDIO2 ≤ 1.32 V(5)
15
-
-
th(MO)
Master mode
0.5
-
-
1. Evaluated by characterization. Not tested in production.
2. When using PA5, PA9, PC10, PB3, PB13.
3. The maximum frequency in slave transmitter mode is determined by the sum of tv(SO) and tsu(MI) that has to fit into SCK low
or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master
having tsu(MI) = 0 while Duty(SCK) = 50%.
4. When using PA11, PB4, PB14.
5. The SPI is mapped on port G I/Os, that is supplied by VDDIO2 specified down to 1.08V. The SPI is tested at this value.
6. tSCK = tspi_ker_ck × baudrate prescaler.
7. When using PA12.
8. When using PB15.
Table 147. SPI characteristics(1) (continued)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
MSv41658V1
NSS input
CPHA=0
CPOL=0
CPHA=0
CPOL=1
MISO output
MOSI input
tsu(SI)
th(SI)
tw(SCKL)
tw(SCKH)
tc(SCK)
tr(SCK)
th(NSS)
tdis(SO)
tsu(NSS)
ta(SO)
tv(SO)
Next bits IN
Last bit OUT
First bit IN
First bit OUT
Next bits OUT
th(SO)
tf(SCK)
Last bit IN



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com