Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

DSP56321RM/D Datasheet(PDF) 83 Page - NXP Semiconductors

Part # DSP56321RM/D
Description  24-Bit Digital Signal Processor
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

DSP56321RM/D Datasheet(HTML) 83 Page - NXP Semiconductors

Back Button DSP56321RM/D Datasheet HTML 79Page - NXP Semiconductors DSP56321RM/D Datasheet HTML 80Page - NXP Semiconductors DSP56321RM/D Datasheet HTML 81Page - NXP Semiconductors DSP56321RM/D Datasheet HTML 82Page - NXP Semiconductors DSP56321RM/D Datasheet HTML 83Page - NXP Semiconductors DSP56321RM/D Datasheet HTML 84Page - NXP Semiconductors DSP56321RM/D Datasheet HTML 85Page - NXP Semiconductors DSP56321RM/D Datasheet HTML 86Page - NXP Semiconductors DSP56321RM/D Datasheet HTML 87Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 83 / 88 page
background image
Index
Index-1
A
ac electrical characteristics 2-4
address bus 1-1
applications iv
B
benchmark test algorithm A-1
block diagram i
bootstrap ROM iii
Boundary Scan (JTAG Port) timing diagram 2-31
bus
address 1-2
control 1-1
data 1-2
external address 1-4
external data 1-4
multiplexed 1-2
non-multiplexed 1-2
C
clock 1-1
, 1-3
external 2-4
operation 2-5
clocks
internal 2-4
crystal oscillator circuits 2-4
D
data bus 1-1
data memory expansion iv
Data Strobe (DS) 1-2
dc electrical characteristics 2-3
DE signal 1-17
Debug Event signal (DE signal) 1-17
Debug mode
entering 1-17
external indication 1-17
Debug support iii
design considerations
electrical 4-2
, 4-3
PLL 4-4
power consumption 4-3
thermal 4-1
Digital Phase Lock Loop (DPLL) 2-6
documentation list v
Double Data Strobe 1-2
DSP56300
Family Manual v
DSP56321
block diagram i
Technical Data v
User’s Manual v
E
EFCOP
interrupts A-12
electrical
design considerations 4-2
, 4-3
Enhanced Synchronous Serial Interface (ESSI) iii
,
1-1
, 1-2, 1-12, 1-13
receiver timing 2-27
transmitter timing 2-26
external address bus 1-4
external bus control 1-4
, 1-5, 1-6
external clock operation 2-4
external data bus 1-4
external interrupt timing (negative
edge-triggered) 2-10
external level-sensitive fast interrupt timing 2-10
external memory access (DMA Source)
timing 2-11
External Memory Expansion Port 2-12
external memory expansion port 1-4
F
functional groups 1-2
functional signal groups 1-1
G
General-Purpose Input/Output (GPIO) iii
, 1-2
ground 1-1
, 1-3
H
Host Interface (HI08) iii
, 1-1, 1-2, 1-8, 1-9, 1-10,
1-11
Host Port Control Register (HPCR) 1-9
, 1-11
host port
configuration 1-8
usage considerations 1-8
Host Port Control Register (HPCR) 1-9
, 1-11
Host Request
Double 1-2
Single 1-2
Host Request (HR) 1-2
I
information sources v
instruction cache iii
internal clocks 2-4
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com