Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

HC705E5GRS/D Datasheet(PDF) 64 Page - NXP Semiconductors

Part # HC705E5GRS/D
Description  General Release Specification
PDF  148 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

HC705E5GRS/D Datasheet(HTML) 64 Page - NXP Semiconductors

Back Button HC705E5GRS/D Datasheet HTML 60Page - NXP Semiconductors HC705E5GRS/D Datasheet HTML 61Page - NXP Semiconductors HC705E5GRS/D Datasheet HTML 62Page - NXP Semiconductors HC705E5GRS/D Datasheet HTML 63Page - NXP Semiconductors HC705E5GRS/D Datasheet HTML 64Page - NXP Semiconductors HC705E5GRS/D Datasheet HTML 65Page - NXP Semiconductors HC705E5GRS/D Datasheet HTML 66Page - NXP Semiconductors HC705E5GRS/D Datasheet HTML 67Page - NXP Semiconductors HC705E5GRS/D Datasheet HTML 68Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 64 / 148 page
background image
Phase-Locked Loop (PLL) Synthesis
General Release Specification
MC68HC705E5 — Rev. 1.0
Phase-Locked Loop (PLL) Synthesis
PLLON — PLL On
This bit activates the synthesizer circuit without connecting it to the
control circuit. This allows the synthesizer to stabilize before it can
drive the CPU clocks. When this bit is cleared, the PLL is shut off and
the BCS bit cannot be set. (Setting the BCS bit would engage the
disabled PLL onto the bus.) Reset sets this bit.
NOTE:
PLLON cannot be cleared unless the BCS bit has been cleared on a
previous write to the register.
VCOTST — VCO Test
This bit is used to isolate the loop filter from the VCO to facilitate
testing. When cleared only in test or self-check modes, the low
bandwidth mode of the PLL filter is disabled. When set, the loop filter
operates as indicated by the value of the BWC bit. Reset sets this bit.
NOTE:
This bit is intended for use by Motorola to test and characterize the PLL.
This bit cannot be cleared in user mode.
PS1–PS0 — PLL Synthesizer Speed Select
These two bits select one-of-four taps from the PLL to drive the CPU
clocks. These bits are used in conjunction with PLLON and BCS bits
in the PLL control register. These bits should not be written if BCS in
the PLLCR is at a logic high. Reset clears PS1 and sets PS0,
choosing a bus clock frequency of 1.049 MHz.
Table 9-1. PS1 and PS0 Speed Selects with 32.768-kHz Crystal
PS1–PS0
CPU Bus Clock Frequency (fop)
0 0
524 kHz
0 1
1.049 MHz
Reset Condition
1 0
2.097 MHz
See Note Below
1 1
4.194 MHz
See Note Below
NOTE:
For the standard MC68HC705E5, the 4.194-MHz bus clock frequency should nev-
er be selected, and the 2.097-MHz bus clock frequency should not be selected
when running the part below V
DD
= 4.5 V.
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com