PIC18F6310ESLASHPTSQTP datasheet(35/404 Pages) MICROCHIP

35 / 404 page

 2004 Microchip Technology Inc.

Preliminary

DS39635A-page 33

PIC18F6310/6410/8310/8410

2.6.5.1

Compensating with the AUSART

An adjustment may be required when the AUSART

begins to generate framing errors or receives data with

errors while in Asynchronous mode. Framing errors

indicate that the device clock frequency is too high; to

adjust for this, decrement the value in OSTUNE to

reduce the clock frequency. On the other hand, errors

in data may suggest that the clock speed is too low; to

compensate, increment OSTUNE to increase the clock

frequency.

2.6.5.2

Compensating with the Timers

This technique compares device clock speed to some

reference clock. Two timers may be used; one timer is

clocked by the peripheral clock, while the other is

clocked by a fixed reference source, such as the

Timer1 oscillator.

Both timers are cleared, but the timer clocked by the

reference generates interrupts. When an interrupt

occurs, the internally clocked timer is read and both

timers are cleared. If the internally clocked timer value

is greater than expected, then the internal oscillator

block is running too fast. To adjust for this, decrement

the OSCTUNE register.

2.6.5.3

Compensating with the Timers

A CCP module can use free running Timer1 (or

Timer3), clocked by the internal oscillator block and an

external event with a known period (i.e., AC power

frequency). The time of the first event is captured in the

CCPRxH:CCPRxL registers and is recorded. When the

second event causes a capture, the time of the first

event is subtracted from the time of the second event.

Since the period of the external event is known, the

time difference between events can be calculated.

If the measured time is much greater than the

calculated time, then the internal oscillator block is

running too fast; to compensate, decrement the

OSTUNE register. If the measured time is much less

than the calculated time, then the internal oscillator

block is running too slow; to compensate, increment

the OSTUNE register.

OSCTUNE: OSCILLATOR TUNING REGISTER

R/W-0

R/W-0(1)

U-0

R/W-0

INTSRC

PLLEN(1)

—

TUN4

TUN3

TUN2

TUN1

TUN0

bit 7

bit 0

bit 7

INTSRC: Internal Oscillator Low-Frequency Source Select bit

= 31.25 kHz device clock derived from 8 MHz INTOSC source (divide-by-256 enabled)

= 31 kHz device clock derived directly from INTRC internal oscillator

bit 6

PLLEN: Frequency Multiplier PLL for INTOSC Enable bit(1)

= PLL enabled for INTOSC (4 MHz and 8 MHz only)

= PLL disabled

Note 1: Available only in certain oscillator configurations; otherwise, this bit is unavailable

and reads as ‘0’. See Section 2.6.4 “PLL in INTOSC Modes” for details.

bit 5

Unimplemented: Read as ‘0’

bit 4-0

TUN4:TUN0: Frequency Tuning bits

01111

= Maximum frequency

•

00001

00000

= Center frequency. Oscillator module is running at the calibrated frequency.

11111

•

10000

= Minimum frequency

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as ‘0’

-n = Value at POR

‘1’ = Bit is set

‘0’ = Bit is cleared

x = Bit is unknown

PIC18F6310E/PTSQTP Datasheet(PDF) 35 Page - Microchip Technology

PIC18F6310E/PTSQTP Datasheet(HTML) 35 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL