Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

PIC18F6310E/PTSQTP Datasheet(PDF) 95 Page - Microchip Technology

Part # PIC18F6310E/PTSQTP
Description  64/80-Pin Flash Microcontrollers with nanoWatt Technology
PDF  404 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC18F6310E/PTSQTP Datasheet(HTML) 95 Page - Microchip Technology

Back Button PIC18F6310E/PTSQTP Datasheet HTML 91Page - Microchip Technology PIC18F6310E/PTSQTP Datasheet HTML 92Page - Microchip Technology PIC18F6310E/PTSQTP Datasheet HTML 93Page - Microchip Technology PIC18F6310E/PTSQTP Datasheet HTML 94Page - Microchip Technology PIC18F6310E/PTSQTP Datasheet HTML 95Page - Microchip Technology PIC18F6310E/PTSQTP Datasheet HTML 96Page - Microchip Technology PIC18F6310E/PTSQTP Datasheet HTML 97Page - Microchip Technology PIC18F6310E/PTSQTP Datasheet HTML 98Page - Microchip Technology PIC18F6310E/PTSQTP Datasheet HTML 99Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 95 / 404 page
background image
 2004 Microchip Technology Inc.
Preliminary
DS39635A-page 93
PIC18F6310/6410/8310/8410
7.2.3
16-BIT BYTE SELECT MODE
Figure 7-3 shows an example of 16-bit Byte Select
mode. This mode allows table write operations to
word-wide external memories with byte selection
capability. This generally includes both word-wide
Flash and SRAM devices.
During a TBLWT cycle, the TABLAT data is presented
on the upper and lower byte of the AD15:AD0 bus. The
WRH signal is strobed for each write cycle; the WRL
pin is not used. The BA0 or UB/LB signals are used to
select the byte to be written, based on the Least
Significant bit of the TBLPTR register.
Flash and SRAM devices use different control signal
combinations to implement Byte Select mode. JEDEC
standard Flash memories require that a controller I/O
port pin be connected to the memory’s BYTE/WORD
pin to provide the select signal. They also use the BA0
signal from the controller as a byte address. JEDEC
standard static RAM memories, on the other hand, use
the UB or LB signals to select the byte.
FIGURE 7-3:
16-BIT BYTE SELECT MODE EXAMPLE
AD<7:0>
PIC18F8410
AD<15:8>
ALE
373
A<20:1>
373
OE
WRH
A<19:16>
WRL
BA0
JEDEC Word
A<x:1>
D<15:0>
A<20:1>
CE
D<15:0>
I/O
OE WR(1)
A0
BYTE/WORD
FLASH Memory
JEDEC Word
A<x:1>
D<15:0>
CE
D<15:0>
OE
WR(1)
LB
UB
SRAM Memory
LB
UB
138(2)
Address Bus
Data Bus
Control Lines
Note
1:
This signal only applies to table writes. See Section 6.1 “Table Reads and Table Writes”.
2:
Demultiplexing is only required when multiple memory devices are accessed.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com