PIC18F6410ESLASHPTSQTP datasheet(138/404 Pages) MICROCHIP

138 / 404 page

PIC18F6310/6410/8310/8410

DS39635A-page 136

Preliminary

 2004 Microchip Technology Inc.

10.8

PORTH, LATH and

TRISH Registers

PORTH is an 8-bit wide, bidirectional I/O port. The cor-

responding data direction register is TRISH. Setting a

TRISH bit (= 1) will make the corresponding PORTH

pin an input (i.e., put the corresponding output driver in

a high-impedance mode). Clearing a TRISH bit (= 0)

will make the corresponding PORTH pin an output (i.e.,

put the contents of the output latch on the selected pin).

The Data Latch register (LATH) is also memory

mapped. Read-modify-write operations on the LATH

PORTH.

All pins on PORTH are implemented with Schmitt

Trigger

input

buffers.

Each

individually

configurable as an input or output.

When the external memory interface is enabled, four of

the PORTH pins function as the high-order address

lines for the interface. The address output from the

interface takes priority over other digital I/O. The

corresponding TRISH bits are also overridden.

EXAMPLE 10-8:

INITIALIZING PORTH

Note:

PORTH

available

only

PIC18F8310/8410 devices.

Note:

On a Power-on Reset, these pins are

configured as digital inputs.

CLRF

PORTH

; Initialize PORTH by

; clearing output

; data latches

CLRF

LATH

; Alternate method

; to clear output

; data latches

MOVLW

0CFh

; Value used to

; initialize data

; direction

MOVWF

TRISH

; Set RH3:RH0 as inputs

; RH5:RH4 as outputs

; RH7:RH6 as inputs

PIC18F6410E/PTSQTP Datasheet(PDF) 138 Page - Microchip Technology

PIC18F6410E/PTSQTP Datasheet(HTML) 138 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL