MC908QT4MPE datasheet(104/184 Pages) FREESCALE

104 / 184 page

System Integration Module (SIM)

MC68HC908QY/QT Family Data Sheet, Rev. 5

104

Freescale Semiconductor

Figure 13-1. SIM Block Diagram

13.2 RST and IRQ Pins Initialization

RST and IRQ pins come out of reset as PTA3 and PTA2 respectively. RST and IRQ functions can be

activated by programing CONFIG2 accordingly. Refer to Chapter 5 Configuration Register (CONFIG).

13.3 SIM Bus Clock Control and Generation

The bus clock generator provides system clock signals for the CPU and peripherals on the MCU. The

system clocks are generated from an incoming clock, BUSCLKX2, as shown in Figure 13-2.

STOP/WAIT

CLOCK

CONTROL

CLOCK GENERATORS

POR CONTROL

RESET PIN CONTROL

SIM RESET STATUS REGISTER

INTERRUPT CONTROL

AND PRIORITY DECODE

MODULE STOP

MODULE WAIT

CPU STOP (FROM CPU)

CPU WAIT (FROM CPU)

SIMOSCEN (TO OSCILLATOR)

BUSCLKX2 (FROM OSCILLATOR)

INTERNAL CLOCKS

MASTER

RESET

CONTROL

RESET

PIN LOGIC

ILLEGAL OPCODE (FROM CPU)

ILLEGAL ADDRESS (FROM ADDRESS

MAP DECODERS)

COP TIMEOUT (FROM COP MODULE)

INTERRUPT SOURCES

CPU INTERFACE

RESET

CONTROL

SIM

COUNTER

COP CLOCK

BUSCLKX4 (FROM OSCILLATOR)

÷2

LVI RESET (FROM LVI MODULE)

VDD

INTERNAL

PULL-UP

FORCED MON MODE ENTRY (FROM MENRST MODULE)

MC908QT4MPE Datasheet(PDF) 104 Page - Freescale Semiconductor, Inc

MC908QT4MPE Datasheet(HTML) 104 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL