Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

SPEAR-09-B042 Datasheet(PDF) 33 Page - STMicroelectronics

Part # SPEAR-09-B042
Description  SPEAr짰 BASIC ARM 926EJ-S core, customizable logic, large IP portfolio SoC
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SPEAR-09-B042 Datasheet(HTML) 33 Page - STMicroelectronics

Back Button SPEAR-09-B042 Datasheet HTML 29Page - STMicroelectronics SPEAR-09-B042 Datasheet HTML 30Page - STMicroelectronics SPEAR-09-B042 Datasheet HTML 31Page - STMicroelectronics SPEAR-09-B042 Datasheet HTML 32Page - STMicroelectronics SPEAR-09-B042 Datasheet HTML 33Page - STMicroelectronics SPEAR-09-B042 Datasheet HTML 34Page - STMicroelectronics SPEAR-09-B042 Datasheet HTML 35Page - STMicroelectronics SPEAR-09-B042 Datasheet HTML 36Page - STMicroelectronics SPEAR-09-B042 Datasheet HTML 37Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 66 page
background image
SPEAR-09-B042
Main blocks
33/66
8.18
I2C
An I2C interface is provided. The main features are:
●
I2C v2.0 compatible.
●
Supports three modes:
–
Standard (100 Kbps)
–
Fast (400 Kbps)
–
High-speed (3.4 Mbps)
●
Master and slave mode configuration possible.
●
Bulk data transfer capability.
●
Connection with general purpose DMA is provided to reduce the CPU load.
8.19
DDR memory controller
SPEAr BASIC-STD integrates a high performance multi-channel memory controller that
supports low power DDR and DDR2 double data rate memory devices. The multi-port
architecture ensures that memory is shared efficiently among different high-bandwidth client
modules.
8.20
Reconfigurable logic array
8.20.1
Overview
The configurable logic array consists of an embedded macro where a custom project can be
implemented by mapping up to 300 K equivalent gates.
This macro is interfaced with the rest of the system by some AHB bus, some memory
channels and it has a direct connection to the ARM processor internal bus. In this way is
also possible to customize the TCM memory or add a coprocessor using this macro.
Table 11 shows the memory cuts are available to this block:
The array is also connected to 102 I/O (3.3 V capable/tolerant and 4 mA sink/source).
Table 11.
Reconfigurable logic array interfaces
Instances
Type
Word
Bit
Notes
1
dual port
2048
32
One port hard-wired to the AMBA bus for
NAND boot phase
2
dual port
96
128
Typically used for hardware accelerators
8
dual port
128
8
Typically used for hardware accelerators
2
dual port
2048
32
Generic dual port memory cuts
4
dual port
1024
32
Generic dual port memory cuts
8
dual port
2048
8
Generic dual port memory cuts
2
dual port
1024
32
Generic dual port memory cuts
4
single port
512
32
Generic single port memory cuts



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com