Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

H8/3024 Datasheet(PDF) 89 Page - Renesas Technology Corp

Part # H8/3024
Description  Renesas 16-Bit Single-Chip Microcomputer H8 Family/H8/300H Series
PDF  841 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8/3024 Datasheet(HTML) 89 Page - Renesas Technology Corp

Back Button H8/3024 Datasheet HTML 85Page - Renesas Technology Corp H8/3024 Datasheet HTML 86Page - Renesas Technology Corp H8/3024 Datasheet HTML 87Page - Renesas Technology Corp H8/3024 Datasheet HTML 88Page - Renesas Technology Corp H8/3024 Datasheet HTML 89Page - Renesas Technology Corp H8/3024 Datasheet HTML 90Page - Renesas Technology Corp H8/3024 Datasheet HTML 91Page - Renesas Technology Corp H8/3024 Datasheet HTML 92Page - Renesas Technology Corp H8/3024 Datasheet HTML 93Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 89 / 841 page
background image
Section 2 CPU
Rev. 2.00 Sep 20, 2005 page 51 of 800
REJ09B0260-0200
Bus-released state
Exception-handling state
Program execution state
Sleep mode
Software standby mode
Power-down state
Bus request
End of bus release
End of bus
release
Bus
request
End of
exception
handling
Exception
handling source
Interrupt source
SLEEP
instruction
with SSBY = 0
SLEEP instruction
with SSBY = 1
NMI, IRQ , IRQ ,
or IRQ interrupt
STBY="High", RES ="Low"
RES = "High"
01
2
Notes: 1.
2.
From any state except hardware standby mode, a transition to the reset state occurs
whenever
RES goes low.
From any state, a transition to hardware standby mode occurs when
STBY goes low.
Hardware standby mode*2
Reset state*1
Figure 2.13 State Transitions
2.8.4
Exception Handling Operation
Reset Exception Handling: Reset exception handling has the highest priority. The reset state is
entered when the
RES signal goes low. Reset exception handling starts after that, when RES
changes from low to high. When reset exception handling starts the CPU fetches a start address
from the exception vector table and starts program execution from that address. All interrupts,
including NMI, are disabled during the reset exception-handling sequence and immediately after it
ends.
Interrupt Exception Handling and Trap Instruction Exception Handling: When these
exception-handling sequences begin, the CPU references the stack pointer (ER7) and pushes the
program counter and condition code register on the stack. Next, if the UE bit in the system control
register (SYSCR) is set to 1, the CPU sets the I bit in the condition code register to 1. If the UE bit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com