Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

PCIMX258CJM4A Datasheet(PDF) 123 Page - Freescale Semiconductor, Inc

Part # PCIMX258CJM4A
Description  i.MX25 Applications Processor for Consumer and Industrial Products
PDF  144 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

PCIMX258CJM4A Datasheet(HTML) 123 Page - Freescale Semiconductor, Inc

Back Button PCIMX258CJM4A Datasheet HTML 119Page - Freescale Semiconductor, Inc PCIMX258CJM4A Datasheet HTML 120Page - Freescale Semiconductor, Inc PCIMX258CJM4A Datasheet HTML 121Page - Freescale Semiconductor, Inc PCIMX258CJM4A Datasheet HTML 122Page - Freescale Semiconductor, Inc PCIMX258CJM4A Datasheet HTML 123Page - Freescale Semiconductor, Inc PCIMX258CJM4A Datasheet HTML 124Page - Freescale Semiconductor, Inc PCIMX258CJM4A Datasheet HTML 125Page - Freescale Semiconductor, Inc PCIMX258CJM4A Datasheet HTML 126Page - Freescale Semiconductor, Inc PCIMX258CJM4A Datasheet HTML 127Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 123 / 144 page
background image
i.MX25 Applications Processor for Consumer and Industrial Products, Rev. 3
Freescale Semiconductor
123
3.7.20.2
USB Parallel Interface Timing
Table 96 defines the USB parallel interface signals.
Figure 97 shows the USB parallel mode transmit/receive waveform. Table 97 describes the timing
parameters (USB15–USB17) shown in the figure.
Figure 97. USB Parallel Mode Transmit/Receive Waveform
4
Package Information and Contact Assignment
4.1
400 MAPBGA—Case 17x17 mm, 0.8 mm Pitch
Figure 98 shows the 17
×17 mm i.MX25 production package. The following notes apply to Figure 98:
•
All dimensions in millimeters.
•
Dimensioning and tolerancing per ASME Y14.5M-1994.
Table 96. Signal Definitions for USB Parallel Interface
Name
Direction
Signal Description
USB_Clk
In
Interface clock—All interface signals are synchronous to USB_Clk
USB_Data[7:0]
I/O
Bidirectional data bus, driven low by the link during idle—Bus ownership is determined by the
direction
USB_Dir
In
Direction—Control the direction of the data bus
USB_Stp
Out
Stop—The link asserts this signal for one clock cycle to stop the data stream currently on the bus
USB_Nxt
In
Next—The PHY asserts this signal to throttle the data
Table 97. USB Timing Specification in Parallel Mode
ID
Parameter
Min.
Max.
Unit
Conditions/
Reference Signal
US15
Setup time (Dir&Nxt in, Data in)
—
6.0
ns
10 pF
US16
Hold time (Dir&Nxt in, Data in)
—
0.0
ns
10 pF
US17
Output delay time (Stp out, Data out
—
9.0
ns
10 pF
USB_Dir/Nxt
USB_Stp
US17
US16
USB_Data
US15
US16
US15
US17
USB_Clk



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com