Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

MC9S08DN60F1CLF Datasheet(PDF) 291 Page - Freescale Semiconductor, Inc

Part # MC9S08DN60F1CLF
Description  Microcontrollers
PDF  356 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MC9S08DN60F1CLF Datasheet(HTML) 291 Page - Freescale Semiconductor, Inc

Back Button MC9S08DN60F1CLF Datasheet HTML 287Page - Freescale Semiconductor, Inc MC9S08DN60F1CLF Datasheet HTML 288Page - Freescale Semiconductor, Inc MC9S08DN60F1CLF Datasheet HTML 289Page - Freescale Semiconductor, Inc MC9S08DN60F1CLF Datasheet HTML 290Page - Freescale Semiconductor, Inc MC9S08DN60F1CLF Datasheet HTML 291Page - Freescale Semiconductor, Inc MC9S08DN60F1CLF Datasheet HTML 292Page - Freescale Semiconductor, Inc MC9S08DN60F1CLF Datasheet HTML 293Page - Freescale Semiconductor, Inc MC9S08DN60F1CLF Datasheet HTML 294Page - Freescale Semiconductor, Inc MC9S08DN60F1CLF Datasheet HTML 295Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 291 / 356 page
background image
Chapter 16 Development Support
MC9S08DN60 Series Data Sheet, Rev 3
Freescale Semiconductor
291
Figure 16-2 shows an external host transmitting a logic 1 or 0 to the BKGD pin of a target HCS08 MCU.
The host is asynchronous to the target so there is a 0-to-1 cycle delay from the host-generated falling edge
to where the target perceives the beginning of the bit time. Ten target BDC clock cycles later, the target
senses the bit level on the BKGD pin. Typically, the host actively drives the pseudo-open-drain BKGD pin
during host-to-target transmissions to speed up rising edges. Because the target does not drive the BKGD
pin during the host-to-target transmission period, there is no need to treat the line as an open-drain signal
during this period.
Figure 16-2. BDC Host-to-Target Serial Bit Timing
EARLIEST START
TARGET SENSES BIT LEVEL
10 CYCLES
SYNCHRONIZATION
UNCERTAINTY
BDC CLOCK
(TARGET MCU)
HOST
TRANSMIT 1
HOST
TRANSMIT 0
PERCEIVED START
OF BIT TIME
OF NEXT BIT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com