Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

MC9S08DN60F1CLF Datasheet(PDF) 292 Page - Freescale Semiconductor, Inc

Part # MC9S08DN60F1CLF
Description  Microcontrollers
PDF  356 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MC9S08DN60F1CLF Datasheet(HTML) 292 Page - Freescale Semiconductor, Inc

Back Button MC9S08DN60F1CLF Datasheet HTML 288Page - Freescale Semiconductor, Inc MC9S08DN60F1CLF Datasheet HTML 289Page - Freescale Semiconductor, Inc MC9S08DN60F1CLF Datasheet HTML 290Page - Freescale Semiconductor, Inc MC9S08DN60F1CLF Datasheet HTML 291Page - Freescale Semiconductor, Inc MC9S08DN60F1CLF Datasheet HTML 292Page - Freescale Semiconductor, Inc MC9S08DN60F1CLF Datasheet HTML 293Page - Freescale Semiconductor, Inc MC9S08DN60F1CLF Datasheet HTML 294Page - Freescale Semiconductor, Inc MC9S08DN60F1CLF Datasheet HTML 295Page - Freescale Semiconductor, Inc MC9S08DN60F1CLF Datasheet HTML 296Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 292 / 356 page
background image
Chapter 16 Development Support
MC9S08DN60 Series Data Sheet, Rev 3
292
Freescale Semiconductor
Figure 16-3 shows the host receiving a logic 1 from the target HCS08 MCU. Because the host is
asynchronous to the target MCU, there is a 0-to-1 cycle delay from the host-generated falling edge on
BKGD to the perceived start of the bit time in the target MCU. The host holds the BKGD pin low long
enough for the target to recognize it (at least two target BDC cycles). The host must release the low drive
before the target MCU drives a brief active-high speedup pulse seven cycles after the perceived start of the
bit time. The host should sample the bit level about 10 cycles after it started the bit time.
Figure 16-3. BDC Target-to-Host Serial Bit Timing (Logic 1)
HOST SAMPLES BKGD PIN
10 CYCLES
BDC CLOCK
(TARGET MCU)
HOST DRIVE
TO BKGD PIN
TARGET MCU
SPEEDUP PULSE
PERCEIVED START
OF BIT TIME
HIGH-IMPEDANCE
HIGH-IMPEDANCE
HIGH-IMPEDANCE
BKGD PIN
R-C RISE
10 CYCLES
EARLIEST START
OF NEXT BIT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com