| Electronic Components Datasheet Search |
|
PCIMX536AVV8B Datasheet(PDF) 30 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
PCIMX536AVV8B Datasheet(HTML) 30 Page - Freescale Semiconductor, Inc |
|
30 / 180 page ![]() i.MX53xA Automotive and Infotainment Applications Processors, Rev. 1 30 Freescale Semiconductor Electrical Characteristics 4.3.2.2 LPDDR2 Mode I/O DC Parameters The LPDDR2 interface fully complies with JESD209-2B LPDDR2 JEDEC standard release June, 2009. Table 11. DDR2 I/O DC Electrical Parameters1 1 Note that the JEDEC SSTL_18 specification (JESD8-15a) for a SSTL interface for class II operation supersedes any specification in this document. Parameters Symbol Test Conditions Min Typ Max Unit High-level output voltage2 2 OVDD is the I/O power supply (1.7 V–1.9 V for DDR2) Voh — 0.9*OVDD — — V Low-level output voltage Vol — — — 0.1*OVDD V Output minimum Source Current3 3 (Vout - OVDD) / Ioh must be less than 21 Ω for values of Vout between OVDD and OVDD-0.28 V. Ioh OVDD=1.7 V, Vout=1.42 V –13.4 — — mA Output min Sink Current4 4 Vout / Iol must be less than 21 Ω for values of Vout between 0 V and 280 mV. Iol OVDD=1.7 V, Vout=280 mV 13.4 — — mA Input Reference Voltage Vref 0.49*OVDD 0.5*OVDD 0.51*OVDD DC input High Voltage (data pins) Vihd (dc) — Vref+0.125V — OVDD+0.3 V DC input Low Voltage (data pins) Vild (dc) — –0.3 — Vref-0.125V V DC Input voltage range of each differential input5 5 Vin(dc) specifies the allowable DC voltage exertion of each differential input. Vin (dc) — –0.3 — OVDD+0.3 V DC Differential input voltage required for switching 6 6 Vid(dc) specifies the input differential voltage |Vtr-Vcp| required for switching, where Vtr is the “true” input level and Vcp is the “complementary” input level. The minimum value is equal to Vih(dc) -Vil(dc). Vid(dc) — 0.25 — OVDD+0.6 V Termination Voltage Vtt Vtt Vref – 0.04 Vref Vref + 0.04 V Input current (no pull-up/down)7 7 Typ condition: 1.8 V, and 25 °C. Max condition: 1.9 V, and 105 °C. Iin VI = 0 V VI=OVDD — — 0.07 2 5 360 nA Keeper Circuit Resistance — — — 1258 8 Use an off-chip pull resistor of less than 60k Ω to override this keeper. —k Ω Table 12. LPDDR2 I/O DC Electrical Parameters1 Parameters Symbol Test Conditions Min Typ Max Unit High-level output voltage Voh — 0.9*OVDD — — V Low-level output voltage Vol — — — 0.1*OVDD V Input Reference Voltage Vref 0.49*OVDD 0.5*OVDD 0.51*OVDD DC input High Voltage Vih(dc) — Vref+0.13V — OVDD V |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |